NASA NTRS · 19910023013
Test chips and ASIC qualification
Abstract
A test chip set being developed to aid in the qualification of spaceborne Application Specific Integrated Circuits (ASICs) is described. The chip set consists of a process monitor for process parameter verification, a fault chip for yield analysis, a reliability chip for ASIC failure rate analysis, and total ionizing dose and single event upset chips for radiation effect analysis. The test structures contained in these chips are discussed along with representative test results.
Keep this discovery
Explore connections, maps & timelines
Buehler, M. G., Blaes, B. R., Lin, Y.-S., Zamani, N., Lieneweg, U.. 1991-03-01. Test chips and ASIC qualification. https://ntrs.nasa.gov/citations/19910023013
Cite the original work for its findings. Save a collection to share your selection of sources.