Engineering Papers⌕ Search

SEARCH · Engineering Papers

Results for “circuits”

Search indexed NASA NTRS and DOE OSTI research on propulsion, heat transfer, battery materials and energy systems. Follow report and document links to the original sources.

Quote a phrase for an exact phrase match. Source license links do not imply unrestricted reuse.

At least 1,747 records · Page 97
All sourcesNASA NTRSDOE OSTI
NASA NTRS1984

Characterization of Open Circuit Voltage and Capacity as a Function of Time

It is noted from the data presented that Li/BCX cells lose approximately 8% of their rated capacity in the first 2 months of storage. After this period of time, little difference is noted in the average realized capacity; however, a significant increase in the range is observed. Over the same period of time the OCV falls at a rate of 0.02V per 1,000 hours. After a period of 8,000 hours the OCV appears stabilize at a value of approximately 3.75V. This may be related to changes in Cl2 concentration due to self-discharge or other reactions. These data indicate that no correlation exists between the reduced open circuit voltage and the realized capacity.

Krehl, P. W.↗
NASA NTRS1984

Monolithic microwave integrated circuit devices for active array antennas

Two different aspects of active antenna array design were investigated. The transition between monolithic microwave integrated circuits and rectangular waveguides was studied along with crosstalk in multiconductor transmission lines. The boundary value problem associated with a discontinuity in a microstrip line is formulated. This entailed, as a first step, the derivation of the propagating as well as evanescent modes of a microstrip line. The solution is derived to a simple discontinuity problem: change in width of the center strip. As for the multiconductor transmission line problem. A computer algorithm was developed for computing the crosstalk noise from the signal to the sense lines. The computation is based on the assumption that these lines are terminated in passive loads.

Mittra, R.↗
NASA NTRS1983

Integrated optical circuits for numerical computation

The development of integrated optical circuits (IOC) for numerical-computation applications is reviewed, with a focus on the use of systolic architectures. The basic architecture criteria for optical processors are shown to be the same as those proposed by Kung (1982) for VLSI design, and the advantages of IOCs over bulk techniques are indicated. The operation and fabrication of electrooptic grating structures are outlined, and the application of IOCs of this type to an existing 32-bit, 32-Mbit/sec digital correlator, a proposed matrix multiplier, and a proposed pipeline processor for polynomial evaluation is discussed. The problems arising from the inherent nonlinearity of electrooptic gratings are considered. Diagrams and drawings of the application concepts are provided.

Verber, C. M.↗
NASA NTRS1983

Relationship between the blue response and open-circuit voltage of high performance silicon solar cells

The relationship between the response at blue wavelengths and the open-circuit voltage of high performance silicon solar cells with a virtually 'transparent' emitter is analyzed. It is shown that a one-dimensional cell model cannot simultaneously model the optical collection properties and operating characteristics of such cells. The analysis highlights the importance of surface conditions and shows that previous conclusions regarding bounds on Auger coefficients imposed by correlating these parameters must be treated with caution.

Green, M. A.↗
NASA NTRS1984

Flow improvements in the NASA Langley 4- by 7-meter tunnel circuit

The mean velocity profiles in both the horizontal and vertical planes of symmetry at specific locations throughout the tunnel circuit to identify the most promising means for improving the flow in the 4 by 7 meter wind tunnel were measured. In the base line tunnel flow surveys, the flow patterns near the end of the test section indicate a uniform mean velocity distribution. Downstream of the test section, unsymmetrical flow patterns result in low velocities along the inner walls and in flow separation along the inner wall of the diffuser upstream of the drive fan and along the outer wall of the large diffuser downstream of the drive fan. A set of trailing-edge flaps attached to the five flow-control vanes located just downstream of the first corner were installed. These flaps are successful in making the tunnel flow more symmetrical and in eliminating the regions of separation in the diffusers upstream and downstream of the drive fan. Previously announced in STAR as N84-15117

Applin, Z. T.↗
NASA NTRS1984

Circuit equivalent to the elastic spherical shell

The pulsating elastic spherical shell is investigated in detail. A possible equivalent circuit is shown to contain two capacitors, two inductors, a transmission line, and an ideal transformer.

Hazony, D.↗
NASA NTRS1984

Optical flip-flops and sequential logic circuits using a liquid crystal light valve

This paper is concerned with the application of optics to digital computing. A Hughes liquid crystal light valve is used as an active optical element where a weak light beam can control a strong light beam with either a positive or negative gain characteristic. With this device as the central element the ability to produce bistable states from which different types of flip-flop can be implemented is demonstrated. In this paper, some general comments are first presented on digital computing as applied to optics. This is followed by a discussion of optical implementation of various types of flip-flop. These flip-flops are then used in the design of optical equivalents to a few simple sequential circuits such as shift registers and accumulators. As a typical sequential machine, a schematic layout for an optical binary temporal integrator is presented. Finally, a suggested experimental configuration for an optical master-slave flip-flop array is given.

Fatehi, M. T.↗
NASA NTRS1985

Designing Test Chips for Custom Integrated Circuits

Collection of design and testing procedures partly automates development of built-in test chips for CMOS integrated circuits. Testchip methodology intended especially for users of custom integratedcircuit wafers. Test-Chip Designs and Testing Procedures (including datareduction procedures) generated automatically by computer from programed design and testing rules and from information supplied by user.

Buehler, M. G.↗
NASA NTRS1985

Cutthrough Warning Circuit

Damage to underlying layer averted. Contact of cutter blade with metal shim completes circuit that warns cutting-tool operator to stop. Tool thus prevented from cutting into structural wall.

Mckown, R.↗
NASA NTRS1985

Ferroresonant Circuit With Increased Efficiency

Additional inductor reduces heating and increases stability. In modified circuit small inductor in series with capacitor reduces criticality of tuning. Broadens commutating interval but decreases peak commutating current sufficiently to reduce net heating over complete cycle.

Mclyman, C. W. T.↗
NASA NTRS1985

Rotary Power Transformer and Inverter Circuit

Noise lower than with sliprings. Rotary transformer transfers electric power across rotary joint. No wearing contacts, no contact noise, and no contamination from lubricants or wear debris. Because additional inductor not required, size and complexity of circuit reduced considerably.

Mclyman, C. W. T.↗
NASA NTRS1985

Modeling "Soft" Errors in Bipolar Integrated Circuits

Mathematical models represent single-event upset in bipolar memory chips. Physics of single-event upset in integrated circuits discussed in theoretical paper. Pair of companion reports present mathematical models to predict critical charges for producing single-event upset in bipolar randomaccess memory (RAM) chips.

Zoutendyk, J.↗
NASA NTRS1985

Study of Contact Resistances in Integrated Circuits

Techniques explored in search for rapid, reliable test. Resistances of aluminum/silicon contacts and methods to measure subjects of NASA report. Study with three tasks undertaken to evaluate nature and reliability of large numbers of semiconductor contacts of type now being fabricated in integrated circuits: Develop yield analysis for series strings of contacts using wafer-level electrical measurements, and identify different types of faults by visual inspection; develop wafer-level tests to evaluate reliability of contact strings; and develop mathematical model for current flow in contacts and examine contact region for evidence of micro-alloying.

Buehler, M. G.↗
NASA NTRS1985

Processing of Image Data by Integrated Circuits

Sensors combined with logic and memory circuitry. Cross-correlation of two inputs accomplished by transversal filter. Position of image taken to point where image and template data yield maximum value correlation function. Circuit used for controlling robots, medical-image analysis, automatic vehicle guidance, and precise pointing of scientific cameras.

Armstrong, R. W.↗
NASA NTRS1986

Interface Circuits for Self-Checking Microprocessors

Fault-tolerant-microcomputer concept based on enhancing "simple" computer with redundancy and self-checking logic circuits detect hardware faults. Interface and checking logic and redundant processors confer on 16-bit microcomputer ability to check itself for hardware faults. Checking circuitry also checks itself. Concept of self-checking complementary pairs (SCCP's) employed throughout ICL unit.

Rennels, D. A.↗
NASA NTRS1986

Multiplier Architecture for Coding Circuits

Multipliers based on new algorithm for Galois-field (GF) arithmetic regular and expandable. Pipeline structures used for computing both multiplications and inverses. Designs suitable for implementation in very-large-scale integrated (VLSI) circuits. This general type of inverter and multiplier architecture especially useful in performing finite-field arithmetic of Reed-Solomon error-correcting codes and of some cryptographic algorithms.

Wang, C. C.↗
NASA NTRS1985

Circuit transients due to negative bias arcs on a high-voltage solar array in low Earth orbit

Arcing to negatively biased, exposed solar cell interconnects on solar arrays placed in plasma environments was established. Arcing, however, may cause damaging interference with the operation of electrical power systems in spacecraft planned to be driven with high-voltage solar arrays. An analytical model was developed to estimate the effects of netagive bias arcs on solar array power system performance. Solar cell characteristics, plasma interactions, and power system features are modeled by a linear, lumped element transient circuit, and the time domain equations are solved. Numerical results for solar array common mode and load voltage transients are calculated for typical conditions. Acceptable load transients are found for a range of arc current amplitudes and time constants.

Metz, R. N.↗
NASA NTRS1984

Periodic binary sequence generators: VLSI circuits considerations

Feedback shift registers are efficient periodic binary sequence generators. Polynomials of degree r over a Galois field characteristic 2(GF(2)) characterize the behavior of shift registers with linear logic feedback. The algorithmic determination of the trinomial of lowest degree, when it exists, that contains a given irreducible polynomial over GF(2) as a factor is presented. This corresponds to embedding the behavior of an r-stage shift register with linear logic feedback into that of an n-stage shift register with a single two-input modulo 2 summer (i.e., Exclusive-OR gate) in its feedback. This leads to Very Large Scale Integrated (VLSI) circuit architecture of maximal regularity (i.e., identical cells) with intercell communications serialized to a maximal degree.

Perlman, M.↗