Engineering Papers⌕ Search

SEARCH · Engineering Papers

Results for “bit-parallel”

Search indexed NASA NTRS and DOE OSTI research on propulsion, heat transfer, battery materials and energy systems. Follow report and document links to the original sources.

Quote a phrase for an exact phrase match. Source license links do not imply unrestricted reuse.

WDM Component Requirements for Bit-Parallel Fiber Optic Computer Networks

The device specifications for an all optical bit-parallel WDM single fiber link for the cluster computer network community are intended for dissemination to the opto-electronic device research community to stimulate synergy between the two, ultimately leading to early availability of new devices to the computer network researchers.

wavelength↗

Bit-parallel arithmetic in a massively-parallel associative processor

A simple but powerful new architecture based on a classical associative processor model is presented. Algorithms for performing the four basic arithmetic operations both for integer and floating point operands are described. For m-bit operands, the proposed architecture makes it possible to execute complex operations in O(m) cycles as opposed to O(m exp 2) for bit-serial machines. A word-parallel, bit-parallel, massively-parallel computing system can be constructed using this architecture with VLSI technology. The operation of this system is demonstrated for the fast Fourier transform and matrix multiplication.

Scherson, Isaac D.↗

Experimental Verification of the Pulse Shepherding Concept in Dispersion-Shifted Single-Mode Fiber for Bit-Parallel Wavelength Links

A new way to dynamically control in-flight pulses by a co-propagating shepherd pulse in a wavelength divsion multiplexed (WDM) single-mode fiber system was proposed at the MPPOI '96 Conference. That system functionally resembles an optical fiber ribbon cable, except that all the bits pass on one fiber optic waveguide.

Pulse Shepherding Bit-Parallel Wavelength Links↗

A contention-based bus-control scheme for multiprocessor systems

The authors study contention-based bus-control schemes for scheduling processors in using a bit-parallel shared bus. The protocol is designed under the requirements that each processor exhibit a random access behavior, that there be no centralized bus control in the system, and that access be granted in real time. The proposed scheme is based on splitting algorithms used in conventional contention-resolution schemes, and utilizes two-state information obtained from collision detection. Two versions of the bus-control scheme are studied. The static one resolves contentions of N requesting processors in an average of O(logW/2N) iterations, where W is the number of bits in the bit-parallel bus. An adaptive version resolves contentions in an average time that is independent of N.

Juang, Jie-Yong↗