NASA NTRS · 19910072072
A contention-based bus-control scheme for multiprocessor systems
Abstract
The authors study contention-based bus-control schemes for scheduling processors in using a bit-parallel shared bus. The protocol is designed under the requirements that each processor exhibit a random access behavior, that there be no centralized bus control in the system, and that access be granted in real time. The proposed scheme is based on splitting algorithms used in conventional contention-resolution schemes, and utilizes two-state information obtained from collision detection. Two versions of the bus-control scheme are studied. The static one resolves contentions of N requesting processors in an average of O(logW/2N) iterations, where W is the number of bits in the bit-parallel bus. An adaptive version resolves contentions in an average time that is independent of N.
Keep this discovery
Explore connections, maps & timelines
Juang, Jie-Yong, Wah, Benjamin W.. 1991-09-01. A contention-based bus-control scheme for multiprocessor systems. https://ntrs.nasa.gov/citations/19910072072
Cite the original work for its findings. Save a collection to share your selection of sources.