Engineering Papers⌕ Search

SEARCH · Engineering Papers

Results for “silicon processing”

Search indexed NASA NTRS and DOE OSTI research on propulsion, heat transfer, battery materials and energy systems. Follow report and document links to the original sources.

Quote a phrase for an exact phrase match. Source license links do not imply unrestricted reuse.

At least 91 records · Page 5

Electromagnetically levitated vibration isolation system for the manufacturing process of silicon monocrystals

This paper introduces a study on an Electromagnetically Levitated Vibration Isolation System (ELVIS) for isolation control of large-scale vibration. This system features no mechanical contact between the isolation table and the installation floor, using a total of four electromagnetic actuators which generate magnetic levitation force in the vertical and horizontal directions. The configuration of the magnet for the vertical direction is designed to prevent any generation of restoring vibratory force in the horizontal direction. The isolation system is set so that vibration control effects due to small earthquakes can be regulated to below 5(gal) versus horizontal vibration levels of the installation floor of up t 25(gal), and those in the horizontal relative displacement of up to 30 (mm) between the floor and levitated isolation table. In particular, studies on the relative displacement between the installation floor and the levitated isolation table have been made for vibration control in the horizontal direction. In case of small-scale earthquakes (Taft wave scaled: max. 25 gal), the present system has been confirmed to achieve a vibration isolation to a level below 5 gal. The vibration transmission ratio of below 1/10 has been achieved versus continuous micro-vibration (approx. one gal) in the horizontal direction on the installation floor.

Kanemitsu, Yoichi↗

Laser-induced slip casting as an additive manufacturing approach for silicon carbide

Here, this work presents processing silicon carbide (SiC) with the laser-induced slip casting (LIS) additive manufacturing (AM). SiC was stabilized in water with polyethyleneimine (PEI) dispersant, and SiC slurries were made with rheology for LIS printing. High-density ceramic parts were printed, followed by single-step binder burnout and sintering. The printed parts achieved 93–95 % of theoretical density. X-ray computed tomography (XCT) revealed a small distribution of flaws exceeding 100 microns. The mechanical properties were measured in both parallel and perpendicular to the printing layers, and the orientation with layers perpendicular to the bending moment resulted in higher strength compared to the parallel direction. Porosity resulting from processing and large inclusions of boron carbide (B4C) were the root cause of failure in the measured samples. Despite these defects through this effort, this new approach demonstrates promise for green forming of SiC with densities greater than 95 % theoretical and tensile strengths above 250 MPa.

Additive Manufacturing↗

A Solution in Search of Problems

Ferrofluids offered vast-problem solving potential. Under license for the NASA technology, Dr. Ronald Moskowitz and Dr. Ronald Rosensweig formed Ferrofluids Corporation. First problem they found a solution for was related to the manufacture of semiconductor "chips" for use in electronic systems. They developed a magnetic seal composed of ferrofluid and a magnetic circuit. Magnetic field confines the ferrofluid in the regions between the stationary elements and the rotary shaft of the seal. Result is a series of liquid barriers that totally bar passage of contaminants. Seal is virtually wear-proof and has a lifetime measured in billions of shaft revolutions. It has reduced maintenance, minimizes "downtime" of production equipment, and reduces the cost of expensive materials that had previously been lost through seal failures. Products based on ferrofluid are exclusion seals for computer disc drives and inertia dampers for stepper motors. Uses are performance-improving, failure-reducing coolants for hi-fi loudspeakers. Other applications include analytical instrumentation, medical equipment, industrial processes, silicon crystal growing furnaces, plasma processes, fusion research, visual displays, and automated machine tools.

Source record↗

Process for making silicon carbide reinforced silicon carbide composite

A process comprising the steps of: a) providing a fiber preform comprising a non-oxide ceramic fiber with at least one coating, the coating comprising a coating element selected from the group consisting of carbon, nitrogen, aluminum and titanium, and the fiber having a degradation temperature of between 1400.degree. C. and 1450.degree. C., b) impregnating the preform with a slurry comprising silicon carbide particles and between 0.1 wt % and 3 wt % added carbon c) providing a cover mix comprising: i) an alloy comprising a metallic infiltrant and the coating element, and ii) a resin, d) placing the cover mix on at least a portion of the surface of the porous silicon carbide body, e) heating the cover mix to a temperature between 1410.degree. C. and 1450.degree. C. to melt the alloy, and f) infiltrating the fiber preform with the melted alloy for a time period of between 15 minutes and 240 minutes, to produce a ceramic fiber reinforced ceramic composite.

Lau, Sai-Kwing↗

High Input Voltage, Silicon Carbide Power Processing Unit Performance Demonstration

A silicon carbide brassboard power processing unit has been developed by the NASA Glenn Research Center in Cleveland, Ohio. The power processing unit operates from two sources - a nominal 300-Volt high voltage input bus and a nominal 28-Volt low voltage input bus. The design of the power processing unit includes four low voltage, low power supplies that provide power to the thruster auxiliary supplies, and two parallel 7.5 kilowatt power supplies that are capable of providing up to 15 kilowatts of total power at 300-Volts to 500-Volts to the thruster discharge supply. Additionally, the unit contains a housekeeping supply, high voltage input filter, low voltage input filter, and master control board, such that the complete brassboard unit is capable of operating a 12.5 kilowatt Hall Effect Thruster. The performance of unit was characterized under both ambient and thermal vacuum test conditions, and the results demonstrate the exceptional performance with full power efficiencies exceeding 97. With a space-qualified silicon carbide or similar high voltage, high efficiency power device, this design could evolve into a flight design for future missions that require high power electric propulsion systems.

Technology↗

High Input Voltage, Silicon Carbide Power Processing Unit Performance Demonstration

A silicon carbide brassboard power processing unit has been developed by the NASA Glenn Research Center in Cleveland, Ohio. The power processing unit operates from two sources: a nominal 300 Volt high voltage input bus and a nominal 28 Volt low voltage input bus. The design of the power processing unit includes four low voltage, low power auxiliary supplies, and two parallel 7.5 kilowatt (kW) discharge power supplies that are capable of providing up to 15 kilowatts of total power at 300 to 500 Volts (V) to the thruster. Additionally, the unit contains a housekeeping supply, high voltage input filter, low voltage input filter, and master control board, such that the complete brassboard unit is capable of operating a 12.5 kilowatt Hall effect thruster. The performance of the unit was characterized under both ambient and thermal vacuum test conditions, and the results demonstrate exceptional performance with full power efficiencies exceeding 97%. The unit was also tested with a 12.5kW Hall effect thruster to verify compatibility and output filter specifications. With space-qualified silicon carbide or similar high voltage, high efficiency power devices, this would provide a design solution to address the need for high power electric propulsion systems.

Power↗

Extracting Silicon From Sodium-Process Products

New acid leaching process purifies silicon produced in reaction between silicon fluoride and sodium. Concentration of sodium fluoride and other impurities and byproducts remaining in silicon are within acceptable ranges for semi-conductor devices. Leaching process makes sodium reduction process more attractive for making large quantities of silicon for solar cells.

Kapur, V.↗

Sensitivity analysis of the add-on price estimate for the silicon web growth process

The web growth process, a silicon-sheet technology option, developed for the flat plate solar array (FSA) project, was examined. Base case data for the technical and cost parameters for the technical and commercial readiness phase of the FSA project are projected. The process add on price, using the base case data for cost parameters such as equipment, space, direct labor, materials and utilities, and the production parameters such as growth rate and run length, using a computer program developed specifically to do the sensitivity analysis with improved price estimation are analyzed. Silicon price, sheet thickness and cell efficiency are also discussed.

Mokashi, A. R.↗

Fluidized-Bed Particles Scavenge Silicon Fines

Waste reduced, and silicon production rate improved. In new process silicon formed by thermal decomposition of SiH4. Part of silicon formed on silicon seed particles as result of surface chemical reaction. However, silicon formed by homogeneous reaction in gas phase tends to form aggregates of silicon atoms, which appear as fine particles (like dust). Believed that scavenging action of seed particles enables large fraction fines to be incorporated onto seed surface. This mode of growth confirmed by electron microscopy photographs.

Hsu, G. C.↗

Short wavelength HgCdTe staring focal plane for low background astronomy applications

The design of a 128x128 staring short wave infrared (SWIR) HgCdTe focal plane incorporating charge integrating transimpedance input preamplifiers is presented. The preamplifiers improve device linearity and uniformity, and provide signal gain ahead of the miltiplexer and readout circuitry. Detector's with cutoff wavelength of 2.5 microns and operated at 80 K have demonstrated impedances in excess of 10(exp 16) ohms with 60 percent quantum efficiency. Focal plane performance using a smaller format device is presented which demonstrates the potential of this approach. Although the design is capable of achieving less than 30 rms electrons with todays technology, initial small format devices demonstrated a read noise of 100 rms electrons and were limited by the atypical high noise performance of the silicon process run. Luminescence from the active silicon circuitry in the multiplexer limits the minimum detector current to a few hundred electrons per second. Approaches to eliminate this excessive source of current is presented which should allow the focal plane to achieve detector background limited performance.

Hall, D.↗

Excimer laser annealing: A gold process for CZ silicon junction formation

A cold process using an excimer laser for junction formation in silicon has been evaluated as a way to avoid problems associated with thermal diffusion. Conventional thermal diffusion can cause bulk precipitation of SiOx and SiC or fail to completely activate the dopant, leaving a degenerate layer at the surface. Experiments were conducted to determine the feasibility of fabricating high quality p-n junctions using a pulsed excimer laser for junction formation at remelt temperature with ion-implanted surfaces. Solar-cell efficiency exceeding 16 percent was obtained using Czochralski single-crystal silicon without benefit of back surface field or surface passivation. Characterization shows that the formation of uniform, shallow junctions (approximately 0.25 micron) by excimer laser scanning preserves the minority carrier lifetime that leads to high current collection. However, the process is sensitive to initial surface conditions and handling parameters that drive the cost up.

Wong, David C.↗

Silicon Holder For Molecular-Beam Epitaxy

Simple assembly of silicon wafers holds silicon-based charge-coupled device (CCD) during postprocessing in which silicon deposited by molecular-beam epitaxy. Attains temperatures similar to CCD, so hotspots suppressed. Coefficients of thermal expansion of holder and CCD equal, so thermal stresses caused by differential thermal expansion and contraction do not develop. Holder readily fabricated, by standard silicon processing techniques, to accommodate various CCD geometries. Silicon does not contaminate CCD or molecular-beam-epitaxy vacuum chamber.

Hoenk, Michael E.↗

Float zone silicon for IR detectors

An overview of the state of the art of processing silicon for use as infrared detectors is presented. Improvements in the process that could be obtained in a low-g environment were examined. The various requirements for the different types of Si detector materials are summarized.

Kern, E. L.↗

Ultra-High-Molecular-Weight Silphenylene/Siloxane Elastomers

Elastomers enhance thermal and mechancial properties. Capable of performing in extreme thermal/oxidative environments and having molecular weights above 10 to the sixth power prepared and analyzed in laboratory experiments. Made of methylvinylsilphenylene-siloxane terpolymers, new materials amenable to conventional silicone-processing technology. Similarly formulated commercial methyl-vinyl silicones, vulcanized elastomers exhibit enhance thermal/oxidative stability and equivalent or superior mechanical properties.

Hundley, N. H.↗

A New Process for Fabricating Random Silicon Nanotips

An improved process for the fabrication of random arrays of silicon nanotips has been demonstrated to be feasible. Relative to other such processes, this process offers advantages of low cost and simplicity. Moreover, this process can readily be combined with other processes used to fabricate integrated circuits and other monolithic silicon structures. Arrays of silicon nanotips are subjects of research and development efforts directed toward utilizing them as field emitters in flat-panel displays, vacuum microelectronics, and microwave devices. Other silicon-nanotip-fabrication processes developed thus far predominantly include lithography, etching, and/or elaborate deposition steps followed by oxide sharpening steps and are both process intensive as well as expensive. In addition to being cheaper and simpler, the present process can efficiently produce silicon nanotips that range in height from a few microns to several tens of microns and are distributed over large areas. The process mentioned here can be summarized as consisting of (1) the growth of micro-etch masks on a silicon substrate, followed by (2) etching away of the masks, along with some of the substrate, to make an array of sharp tips. In the first step of the process, a cleaned silicon substrate is subjected to reactive ion etching (RIE) in a certain mixture of oxygen and carbon tetrafluoride under radio-frequency excitation. This process step results in the growth of fluorine based compounds in the form of stumps randomly distributed on the substrate. These stumps are known in the art as polymer RIE grass. The dimensions of these stumps are of the order of hundreds of nanometers, the exact values depending on process time and gas composition. The areal density of the stumps decreases with increasing process time as they grow and merge with neighboring stumps. These stumps constitute the micro-etch masks for the next step of the process. In the second step of the process, the substrate covered with the microetch masks is subjected to deep reactive ion etching (DRIE) process, which consists of cycles of reactive ion etching alternating with passivation (the Bosch process). The gas used in the etching substeps is sulfur hexafluoride (SF6); the gas used in the passivation substeps is octafluorocyclobutane (C4F8). The portions of the substrate directly under the RIE grass stubs are etched more slowly than are the portions between the stubs. Hence, what remains at the end of the process, after the stubs and parts of the substrate have been etched away, are silicon spikes where the stubs were (see figure). In a variation of the process, one starts with a silicon or silicon-on-insulator substrate with the intent to etch through the full thickness of the substrate. That is to say, one chooses the thickness so that the DRIE step releases individual nanotips. Such individual silicon nanotips may have utility as microscopic probes in biomedical applications.

Manohara, Harish↗

Evaluation and verification of epitaxial process sequence for silicon solar-cell production

Several process sequences are shown to be of potentially low cost and to perform effectively when applied to the high quality silicon crystals for which they were developed. The extent to which such process sequences can also perform effectively when applied to lower cost thin film solar cells formed by epitaxial deposition of Si on potentially inexpensive substrates of upgraded metallurgical grade Si was investigated.

Redfield, D.↗

A Reduced-Temperature Process for Preparing Atomically Clean Si(100) and SiGe(100) Surfaces with Vapor HF

Silicon processing techniques such as atomic precision advanced manufacturing (APAM) and epitaxial growth require surface preparations that activate oxide desorption (typically >1000 °C) and promote surface reconstruction toward atomically clean, flat, and ordered Si(100)-2 × 1. Here, in this study, we compare the aqueous and vapor phase cleaning of Si and Si/SiGe surfaces to prepare APAM-ready and epitaxy-ready surfaces at lower temperatures. Angle resolved X-ray photoelectron spectroscopy (ARXPS) and Fourier transform infrared (FTIR) spectroscopy indicate that vapor hydrogen fluoride (VHF) cleans dramatically reduce carbon surface contamination and allow the chemically prepared surface to reconstruct at lower temperatures, 600 °C for Si and 580 °C for a Si/Si 0.7 Ge 0.3 heterostructure, into an ordered atomic terrace structure indicated by scanning tunneling microscopy (STM). After thermal treatment and vacuum hydrogen termination, we demonstrate STM hydrogen desorption lithography (HDL) on VHF-treated Si samples, creating reactive zones that enable area-selective chemistry by using a thermal budget similar to CMOS process flows. We anticipate that these results will establish new pathways to integrate APAM with Si foundry processing.

37 INORGANIC, ORGANIC, PHYSICAL, AND ANALYTICAL CH↗

High-Mobility Epitaxial Silicon Wafers

New technique produces high-mobility multilayer films suitable for use on silicon process line. New material is multilayer film of alternate layers of silicon and alloy of silicon and germanium. Films grown thus far have electron mobilities 50 percent greater than epitaxial silicon films grown previously.

Stermer, R. L., Jr↗