Engineering Papers⌕ Search

SEARCH · Engineering Papers

Results for “MEMORY DEVICES”

Search indexed NASA NTRS and DOE OSTI research on propulsion, heat transfer, battery materials and energy systems. Follow report and document links to the original sources.

Quote a phrase for an exact phrase match. Source license links do not imply unrestricted reuse.

At least 739 records · Page 41

Evidence of Cooperative Effects for the Fe(phen) 2 (NCS) 2 Spin Crossover Molecular Complex in Polyaniline Plus Iron Magnetite

The spin crossover complex Fe(phen) 2 (NCS) 2 and its composite, Fe(phen) 2 (NCS) 2 , combined with the conducting polymer polyaniline (PANI) plus varying concentrations of iron magnetite (Fe 3 O 4 ) nanoparticles were studied. A cooperative effect is evident from the hysteresis width in the plot of magnetic susceptibility multiplied by temperature versus temperature (χ m T versus T) for Fe(phen) 2 (NCS) 2 with PANI plus varying concentrations of Fe 3 O 4 nanoparticles. The hysteresis width in the composites vary no more than 2 K with respect to the pristine Fe(phen) 2 (NCS) 2 spin crossover crystallites despite the fact that there exists a high degree of miscibility of the Fe(phen) 2 (NCS) 2 spin crossover complex with the PANI. The Fe 3 O 4 nanoparticles in the Fe(phen) 2 (NCS) 2 plus PANI composite tend to agglomerate at higher concentrations regardless of the spin state of Fe(phen) 2 (NCS) 2 . Of note is that the Fe 3 O 4 nanoparticles are shown to be antiferromagnetically coupled with the Fe(phen) 2 (NCS) 2 when Fe(phen) 2 (NCS) 2 is in the high spin state.

37 INORGANIC, ORGANIC, PHYSICAL, AND ANALYTICAL CH↗

SEU In An Advanced Bipolar Integrated Circuit

Report summarizes investigation of single-event upsets (SEU) in bipolar integrated-circuit set of flip-flops (memory cells). Device tested made by advanced digital bipolar silicon process of Honeywell, Inc. Circuit chip contained 4 cells. Construction enabled study of effect of size on SEU behavior. Each cell externally biased so effect of bias current on SEU behavior. Results of study provides important information for optimal design of devices fabricated using buried-layer bipolar process operating in heavy-ion SEU environments. Designers use information to provide required levels of suppression of SEU in specific applications via combinations of size and/or cell-current scaling.

Zoutendyk, John A.↗

Stacked-Gate FET's For Analog Memory Elements

Three-terminal, double-stacked-gate field-effect transistor (FET), developed as analog memory element. Particularly suited for use as synapse with variable connection strength in electronic neural network. Provides programmable, nonvolatile resistive connection, somewhat in manner of porous-gate FET described in "Porous-Floating-Gate Field-Effect Transistor" (NPO-17532). Resembles commercial erasable programmable read-only memory (EPROM) device, except for thickness of layers of silicon dioxide electrically isolating gates. Either p-channel or n-channel device.

Thakoor, Anilkumar P.↗

An ASIC memory buffer controller for a high speed disk system

The need for large capacity, high speed mass memory storage devices has become increasingly evident at NASA during the past decade. High performance mass storage systems are crucial to present and future NASA systems. Spaceborne data storage system requirements have grown in response to the increasing amounts of data generated and processed by orbiting scientific experiments. Predictions indicate increases in the volume of data by orders of magnitude during the next decade. Current predictions are for storage capacities on the order of terabits (Tb), with data rates exceeding one gigabit per second (Gbps). As part of the design effort for a state of the art mass storage system, NASA Langley has designed a 144 CMOS ASIC to support high speed data transfers. This paper discusses the system architecture, ASIC design and some of the lessons learned in the development process.

Hodson, Robert F.↗

Robotic Assisted Microsurgery - RAMS FY'97

JPL and Microdexterity Systems collaborated to develop new surgical capabilities. They developed a Robot Assisted Microsurgery (RAM) tool for surgeons to use for operating on the eye, ear, brain, and blood vessels with unprecedented dexterity. A surgeon can hold the surgical instrument with motions of 6 degrees of freedom with an accuracy of 25 microns in a 70 cu cm workspace. In 1996 a demonstration was performed to remove a microscopic particle from a simulated eyeball. In 1997, tests were performed at UCLA to compare telerobotics with mechanical operations. In 5 out of 7 tests, the RAM tool performed with a significant improvement of preciseness over mechanical operation. New design features include: (1) amplified forced feedback; (2) simultaneous slave robot instrumentation; (3) index control switch on master handle; and (4) tool control switches. Upgrades include: (1) increase in computational power; and (2) installation of hard disk memory storage device for independent operation and independent operation of forceps. In 1997 a final demonstration was performed using 2 telerobotics simultaneously in a microsurgery suture procedure to close a slit in a thin sheet of latex rubber which extended the capabilities of microsurgery procedures. After completing trials and demonstrations for the FDA the potential benefits for thousands of operations will be exposed.

Source record↗

Carbon Nanotube Switches for Communication and Memory Applications

Lateral CNT Switches: a) dc CNT switches were demonstrated to operate at low voltages, low powers and high speeds. b) RF simulations of switch in series configuration with metallized tube yielded good RF performance 1) Isolation simulated to be approx. 20 dB at 100 GHz. 2) Insertion loss simulated to be < 0.5 dB at 100 GHz. Vertical CNT Switches: a) Thermal CVD was used to mechanically constrain tubes in nanopockets; tubes not self-supporting. b) Demonstrated growth of vertically aligned arrays and single-few MWNTs using dc PECVD with Ni catalyst using optical lithography.

memory devices↗

NASA Electronic Parts and Packaging (NEPP) Program Status and Technology Investments Overview

The presentation provides an updated, high-level overview of the NEPP Program. The latest organizational chart is presented that shows the names of the Program and Assistant Program Managers. Additionally, the recent work that is on-going with the updating of several NASA NPDs, NPRs and technical standards is reviewed. Internal and external organizational interfaces are described. Finally, the current technology focus areas are described. These areas include passives, wide-band gap power devices, processor units (CPUs and GPUs), 2.5D and 3D device architectures, memories, and data analytics.

NEPAG↗

Systems and methods for performing wireless financial transactions

A secure computing module (SCM) is configured for connection with a host device. The SCM includes a processor for performing secure processing operations, a host interface for coupling the processor to the host device, and a memory connected to the processor wherein the processor logically isolates at least some of the memory from access by the host device. The SCM also includes a proximate-field wireless communicator connected to the processor to communicate with another SCM associated with another host device. The SCM generates a secure digital signature for a financial transaction package and communicates the package and the signature to the other SCM using the proximate-field wireless communicator. Financial transactions are performed from person to person using the secure digital signature of each person&#x27;s SCM and possibly message encryption. The digital signatures and transaction details are communicated to appropriate financial organizations to authenticate the transaction parties and complete the transaction.

97 MATHEMATICS AND COMPUTING↗

Hybrid MPI

Enables parallel applications wrriten to use the Message Passing Interface Standard to communicate across different processors to more efficiently leverage shared memory hardware devices.

Source record↗

Modeling the Virtual Machine Launching Overhead under Fermicloud

FermiCloud is a private cloud developed by the Fermi National Accelerator Laboratory for scientific workflows. The Cloud Bursting module of the FermiCloud enables the FermiCloud, when more computational resources are needed, to automatically launch virtual machines to available resources such as public clouds. One of the main challenges in developing the cloud bursting module is to decide when and where to launch a VM so that all resources are most effectively and efficiently utilized and the system performance is optimized. However, based on FermiCloud’s system operational data, the VM launching overhead is not a constant. It varies with physical resource (CPU, memory, I/O device) utilization at the time when a VM is launched. Hence, to make judicious decisions as to when and where a VM should be launched, a VM launch overhead reference model is needed. The paper is to develop a VM launch overhead reference model based on operational data we have obtained on FermiCloud and uses the reference model to guide the cloud bursting process.

Garzoglio, Gabriele↗

The organic redox transistor for neuromorphic computing

Inspired by the in-memory computing architectures of biological systems, neuromorphic computing using crossbar arrays of artificial synapses based on non-volatile memory (NVM) devices with variable conductances has emerged as a new paradigm to enable massively parallel and ultra-low power computing hardware for data centric applications. Although inference has been demonstrated successfully using crossbars based on a variety of NMV technologies, efficient learning and scaling to large arrays (>10 6 elements) remains a challenge due to the synaptic elements' non-ideal electrical characteristics which degrades ANN accuracy. A further challenge is that in the conductive state memristors draw large currents >μA resulting in significant voltage drops in the interconnect wires and increased probability of failure in scaled arrays. We suggest the organic polymer redox transistor (RT) is an alternate approach that could solve many of these challenges, enabling both inference and parallel outer product updates, as recently demonstrated by Fuller et al. An RT consists of redox-active channel and gate electrodes in contact with a liquid or solid electrolyte. lon insertion through the electrolyte controls the channel electronic conductivity, while electron transfer through an external circuit maintains overall charge neutrality. Unlike a rechargeable battery, in the RT the voltage built-up across the electrolyte is kept to a minimum (typically <100 mV) by using the same material for the gate and channel. Elimination of the voltage offset simplifies integration of the RT into programmable arrays by enabling the use of various selectors. RTs based on inorganic and organic materials have been recently demonstrated with conductance tuning occurring at potentials of just a few mV and hundreds to thousands of linearly and symmetrically programmable conductance states, enabling near ideal accuracy in neural network simulations. Introduced in the 1980's, redox transistors with metallic gate electrodes and organic channel materials, also known as organic electrochemical transistors (OECTs), have been explored for a variety of applications such as chem- and bio-sensing, neural interfaces, and low cost printed circuits. A typical channel material for OECTs is the conducting polymer poly(3,4-ethylenedioxythiophene) doped with poly(styrene sulfonate) (PEDOT:PSS). PEDOT is a p-type semiconducting polymer with mobile positively charged polarons that hop chain-to-chain.

Talin, Albert Alec↗

Creation of Magnetic Skyrmion Bubble Lattices by Ultrafast Laser in Ultrathin Films

Magnetic skyrmions are topologically nontrivial spin textures which hold great promise as stable information carriers in spintronic devices at the nanoscale. One of the major challenges for developing novel skyrmion-based memory and logic devices is fast and controlled creation of magnetic skyrmions at ambient conditions. Here we demonstrate controlled generation of skyrmion bubbles and skyrmion bubble lattices from a ferromagnetic state in sputtered ultrathin magnetic films at room temperature by a single ultrafast (35 fs) laser pulse. The skyrmion bubble density increases with the laser fluence, and it finally becomes saturated, forming disordered hexagonal lattices. Moreover, we present that the skyrmion bubble lattice configuration leads to enhanced topological stability as compared to isolated skyrmions, suggesting its promising use in data storage. Our findings shed light on the optical approach to the skyrmion bubble lattice in commonly accessible materials, paving the road toward the emerging skyrmion-based memory and synaptic devices.

36 MATERIALS SCIENCE↗

Virtex-5QV Self Scrubber

This HDL code (hereafter referred to as "software") implements circuitry in Xilinx Virtex-5QV Field Programmable Gate Array (FPGA) hardware. This software allows the device to self-check the consistency of its own configuration memory for radiation-induced errors. The software then provides the capability to correct any single-bit errors detected in the memory using the device's inherent circuitry, or reload corrupted memory frames when larger errors occur that cannot be corrected with the device's built-in error correction and detection scheme.

Wojahn, Christopher K.↗

Smart memory buffers

An example method involves receiving, at a first memory node, data to be written at a memory location in the first memory node. The data is received from a device. At the first memory node, old data is read from the memory location, without sending the old data to the device. The data is written to the memory location. The data and the old data are sent from the first memory node to a second memory node to store parity information in the second memory node without the device determining the parity information. The parity information is based on the data stored in the first memory node.

97 MATHEMATICS AND COMPUTING↗

Smart memory buffers

An example method involves receiving, at a first memory node, data to be written at a memory location in the first memory node. The data is received from a device. At the first memory node, old data is read from the memory location, without sending the old data to the device. The data is written to the memory location. The data and the old data are sent from the first memory node to a second memory node to store parity information in the second memory node without the device determining the parity information. The parity information is based on the data stored in the first memory node.

97 MATHEMATICS AND COMPUTING↗

System and method for programmable bank selection for banked memory subsystems

A programmable memory system and method for enabling one or more processor devices access to shared memory in a computing environment, the shared memory including one or more memory storage structures having addressable locations for storing data. The system comprises: one or more first logic devices associated with a respective one or more processor devices, each first logic device for receiving physical memory address signals and programmable for generating a respective memory storage structure select signal upon receipt of pre-determined address bit values at selected physical memory address bit locations; and, a second logic device responsive to each of the respective select signal for generating an address signal used for selecting a memory storage structure for processor access. The system thus enables each processor device of a computing environment memory storage access distributed across the one or more memory storage structures.

Blumrich, Matthias A↗

Current-driven domain wall motion enhanced by the microwave field

The magnetic domain wall (DW) motion driven by a spin-polarized current opens a new concept for memory and logic devices. However, the critical current density required to overcome the intrinsic and/or extrinsic pinning of DW remains too large for practical applications. Here, we show, by using micromagnetic simulations and analytical approaches, that the application of a microwave field offers an effective solution to this problem. When a transverse microwave field is applied, the adiabatic spin-transfer torque (STT) alone can sustain a steady-state DW motion without the sign of Walker breakdown, meaning that the intrinsic pinning disappears. The extrinsic pinning can also be effectively reduced. Moreover, the DW velocity is increased greatly for the microwave-assisted DW motion. This provides a new way to manipulate the DW motion at low current densities.

75 CONDENSED MATTER PHYSICS, SUPERCONDUCTIVITY AND↗