NASA NTRS · 19910000294
Stacked-Gate FET's For Analog Memory Elements
Abstract
Three-terminal, double-stacked-gate field-effect transistor (FET), developed as analog memory element. Particularly suited for use as synapse with variable connection strength in electronic neural network. Provides programmable, nonvolatile resistive connection, somewhat in manner of porous-gate FET described in "Porous-Floating-Gate Field-Effect Transistor" (NPO-17532). Resembles commercial erasable programmable read-only memory (EPROM) device, except for thickness of layers of silicon dioxide electrically isolating gates. Either p-channel or n-channel device.
Keep this discovery
Explore connections, maps & timelines
Thakoor, Anilkumar P., Moopenn, Alexander W.. 1991-07-01. Stacked-Gate FET's For Analog Memory Elements. https://ntrs.nasa.gov/citations/19910000294
Cite the original work for its findings. Save a collection to share your selection of sources.