Engineering Papers⌕ Search

SEARCH · Engineering Papers

Results for “logic”

Search indexed NASA NTRS and DOE OSTI research on propulsion, heat transfer, battery materials and energy systems. Follow report and document links to the original sources.

Quote a phrase for an exact phrase match. Source license links do not imply unrestricted reuse.

At least 613 records · Page 34

Feasibility investigation of a cellularly organized data processor

The application of cellular arrays to NASA missions was studied. Cellular arrays are iterative logical and memory structures which can be programmed to accomplish a wide variety of logical tasks. Used in long-duration space missions, spare cellular arrays can be remotely programmed to replace faulty logical subsystems as the need arises.

Minnick, R. C.↗

A new approach to telemetry data processing

An approach for a preprocessing system for telemetry data processing was developed. The philosophy of the approach is the development of a preprocessing system to interface with the main processor and relieve it of the burden of stripping information from a telemetry data stream. To accomplish this task, a telemetry preprocessing language was developed. Also, a hardware device for implementing the operation of this language was designed using a cellular logic module concept. In the development of the hardware device and the cellular logic module, a distributed form of control was implemented. This is accomplished by a technique of one-to-one intermodule communications and a set of privileged communication operations. By transferring this control state from module to module, the control function is dispersed through the system. A compiler for translating the preprocessing language statements into an operations table for the hardware device was also developed. Finally, to complete the system design and verify it, a simulator for the collular logic module was written using the APL/360 system.

Broglio, C. J.↗

Management of analytical redundancy in digital flight control systems for aircraft

This paper presents a design method for optimal redundancy management for nonlinear systems with application to highly maneuvering aircraft. The approach taken is based on selecting the failure states to be covered by the system design and constructing a cost function that represents the cost of making an incorrect decision. The decision logic which minimizes the cost requires a bank of extended Kalman filters running in parallel. This produces a severe computational requirement. To reduce this requirement, a suboptimal logic is developed based on using a nonlinear single-stage prediction algorithm in the filters with filter gains and decision logic selected using steady-state results obtained from a linearization of the vehicle and sensor dynamics. The design process is then applied to designing a redundancy management system for the F8-C aircraft. Results indicate that the system is superior in failure detection to a system using the same structure but using a linear single-stage prediction algorithm in the filters.

Montgomery, R. C.↗

Digital transmitter for data bus communications system

An improved digital transmitter for transmitting serial pulse code modulation (pcm) data at high bit rates over a transmission line is disclosed. When not transmitting, the transmitter features a high output impedance which prevents the transmitter from loading the transmission line. The pcm input is supplied to a logic control circuit which produces two discrete logic level signals which are supplied to an amplifier. The amplifier, which is transformer coupled to the output isolation circuitry, converts the discrete logic level signals to two high current level, ground isolated signals in the secondary windings of the coupling transformer. The latter signals are employed as inputs to the isolation circuitry which includes two series transistor pairs operating into a hybrid transformer functioning to isolate the transmitter circuitry from the transmission line.

Proch, G. E.↗

Banning standard cell engineering notebook

A family of standardized thick-oxide P-MOS building blocks (standard cells) is described. The information is presented in a form useful for systems designs, logic design, and the preparation of inputs to both sets of Design Automation programs for array design and analysis. A data sheet is provided for each cell and gives the cell name, the cell number, its logic symbol, Boolean equation, truth table, circuit schematic circuit composite, input-output capacitances, and revision date. The circuit type file, also given for each cell, together with the logic drawing contained on the data sheet provides all the information required to prepare input data files for the Design Automation Systems. A detailed description of the electrical design procedure is included.

Source record↗

Research in digital adaptive flight controllers

A design study of adaptive control logic suitable for implementation in modern airborne digital flight computers was conducted. Both explicit controllers which directly utilize parameter identification and implicit controllers which do not require identification were considered. Extensive analytical and simulation efforts resulted in the recommendation of two explicit digital adaptive flight controllers. Interface weighted least squares estimation procedures with control logic were developed using either optimal regulator theory or with control logic based upon single stage performance indices.

Kaufman, H.↗

Space Shuttle flight control system

The Space Shuttle is a control stabilized vehicle with control provided by an all digital, fly-by-wire flight control system. This paper gives a description of the several modes of flight control which correspond to the Shuttle mission phases. These modes are ascent flight control (including open loop first stage steering, the use of four computers operating in parallel and inertial guidance sensors), on-orbit flight control (with a discussion of reaction control, phase plane switching logic, jet selection logic, state estimator logic and OMS thrust vector control), entry flight control and TAEM (terminal area energy management to landing). Also discussed are redundancy management and backup flight control.

Klinar, W. J.↗

Step motor damping for high-inertia loads

Brushless tachometer generates signals for moving large and varying loads precisely. Stepper waveform generator sends short sequence of pulses to instruct control logic circuit to perform its function-that is, to select proper windings and directions of excitation to drive and damp motor. Control logic circuit bases decisions on following logic signals, derived from tachometer: rate direction, rate threshold, and position.

Veillette, L. J.↗

Integrated payload and mission planning, phase 3. Volume 2: Logic/Methodology for preliminary grouping of spacelab and mixed cargo payloads

The logic and methodology for a preliminary grouping of Spacelab and mixed-cargo payloads is proposed in a form that can be readily coded into a computer program by NASA. The logic developed for this preliminary cargo grouping analysis is summarized. Principal input data include the NASA Payload Model, payload descriptive data, Orbiter and Spacelab capabilities, and NASA guidelines and constraints. The first step in the process is a launch interval selection in which the time interval for payload grouping is identified. Logic flow steps are then taken to group payloads and define flight configurations based on criteria that includes dedication, volume, area, orbital parameters, pointing, g-level, mass, center of gravity, energy, power, and crew time.

Rodgers, T. E.↗

A tactile paging system for deaf-blind people, phase 2

Control logic and the on-body radio transmitter is investigated. The control logic capability and studied methods for implementing the on-body portion of the logic in a small package are improved. A small low power, on-body transmitter was designed, developed, and tested with a wrist-strap antenna to extend the one-way communication system developed during Phase 1 to a two-way communication system.

Baer, J. A.↗

Studies in optical parallel processing

Threshold and A/D devices for converting a gray scale image into a binary one were investigated for all-optical and opto-electronic approaches to parallel processing. Integrated optical logic circuits (IOC) and optical parallel logic devices (OPA) were studied as an approach to processing optical binary signals. In the IOC logic scheme, a single row of an optical image is coupled into the IOC substrate at a time through an array of optical fibers. Parallel processing is carried out out, on each image element of these rows, in the IOC substrate and the resulting output exits via a second array of optical fibers. The OPAL system for parallel processing which uses a Fabry-Perot interferometer for image thresholding and analog-to-digital conversion, achieves a higher degree of parallel processing than is possible with IOC.

Lee, S. H.↗

C-MOS bulk metal design handbook

The LSI standard cell array technique was used in the fabrication of more than 20 CMOS custom arrays. This technique consists of a series of computer programs and design automation techniques referred to as the Computer Aided Design And Test (CADAT) system that automatically translate a partitioned logic diagram into a set of instructions for driving an automatic plotter which generates precision mask artwork for complex LSI arrays of CMOS standard cells. The standard cell concept for producing LSI arrays begins with the design, layout, and validation of a group of custom circuits called standard cells. Once validated, these cells are given identification or pattern numbers and are permanently stored. To use one of these cells in a logic design, the user calls for the desired cell by pattern number. The Place, Route in Two Dimension (PR2D) computer program is then used to automatically generate the metalization and/or tunnels to interconnect the standard cells into the required function. Data sheets that describe the function, artwork, and performance of each of the standard cells, the general procedure for implementation of logic in CMOS standard cells, and additional detailed design information are presented.

Edge, T. M.↗

Space Shuttle communications RF switch matrix

The Shuttle Orbiter communications equipment includes phase modulation (PM) and frequency modulation (FM) channels. The PM section has the capability of routing high levels of energy (175 W) from any one of four transmitters to any one of four antennas, mutually exclusive. The FM channel uses a maximum of 15-W power routed from either of two transmitters to one of two antennas, mutually exclusive. The paper describes the design and the theory of a logic-controlled RF switch matrix devised for the purposes cited. Both PM and FM channels are computer-controlled with manual overrides. The logic interface is realized with CMOS logic for low power consumption and high noise immunity. The interior of the switch matrix is maintained at a pressure of 15 psi (90% nitrogen, 10% helium) by an electron beam-welded encapsulation. The computational results confirm the viability of the RF switch matrix concept.

Winch, R.↗

F100 multivariable control synthesis program: A review of full scale engine altitude tests

The benefits of linear quadratic regulator synthesis methods in designing a multivariable engine control capable of operating an engine throughout its flight envelope were demonstrated. The entire multivariable control synthesis program is reviewed with particular emphasis on engine tests conducted in the NASA Lewis propulsion systems laboratory altitude facility. The multivariable control has basically a proportional plus integral, model following structure with gains scheduled as functions of flight condition. The multivariable control logic design is described, along with control computer implementation aspects. Altitude tests demonstrated that the multivariable control logic could control an engine over a wide range of test conditions. Representative transient responses are presented to demonstrate engine behavior and the functioning of the control logic.

Lehtinen, B.↗

Standard Transistor Array (STAR). Volume 2: Test pattern generation

Testing of large scale integrated logic circuits is considered from the point-of-view of automatic test pattern generation. A logic simulator based approach for automatic test pattern generation is taken and is described. The logic model and the timing model used in the simulator are also described. Two methods are presented for generating test patterns from the output of the simulator. Recommendations for future study are also presented.

Carroll, B. D.↗

Design and analysis of Galileo sun acquisition algorithm

The Galileo sun acquisition algorithm is used to align the spacecraft antenna with the sun in order to determine spacecraft attitude. It is also used to estimate the spin rate when the spacecraft antenna is not sun oriented, and is capable of performing a rhumb line turn maneuver in the case of two gyro failures. The design of the algorithm is presented in detail along with software implementation at the flowchart level. The six major portions of the algorithm are considered: initialization, sensor measurement mapping, path selection logic, sun detection logic, termination logic, and burn command generation. Analysis is performed to determine the major parameters of the algorithm, and results are verified by computer simulations.

Lin, H.-S.↗

Conceptual design study of a visual system for a rotorcraft simulator and some advances in platform motion utilization

A conceptual design of a visual system for a rotorcraft flight simulator is presented. Also, drive logic elements for a coupled motion base for such a simulator are given. The design is the result of an assessment of many potential arrangements of electro-optical elements and is a concept considered feasible for the application. The motion drive elements represent an example logic for a coupled motion base and is essentially an appeal to the designers of such logic to combine their washout and braking functions.

Sinacori, J. B.↗

Control system development for an organic Rankine cycle engine

The development of a control logic to govern the toluene throttle valve and verify the stability of the speed control approach for multiple engines connected to a 1 MWe point focus solar generator installation for distributed applications is presented. The toluene is is pumped by booster and main feed pumps through a regenerator to the parabolic focus receiver, with the flow rate controlled by a valve to remain at critical level of 4.1 MPa. The valve changes the inlet pressure at the turbine nozzle block. Each concentrator would produce 76 kWth and 20 kWe. Dynamic variables in the logic account for insolation variation, fluid temperature, ac grid voltage, the thermal dynamics of the regenerator, and variations in the head supplied by the feed pump. Separate analyses are presented for the turbine shaft speed and toluene loop dynamics. The resulting logic is considered preliminary and suitable only in full insolation conditions. Extension of the model to nonlinear perturbations is indicated.

Bergthold, F. M., Jr.↗