Standard Transistor Array (STAR). Volume 2: Test pattern generation

Abstract

Testing of large scale integrated logic circuits is considered from the point-of-view of automatic test pattern generation. A logic simulator based approach for automatic test pattern generation is taken and is described. The logic model and the timing model used in the simulator are also described. Two methods are presented for generating test patterns from the output of the simulator. Recommendations for future study are also presented.