SEARCH · Engineering Papers
Search indexed NASA NTRS and DOE OSTI research on propulsion, heat transfer, battery materials and energy systems. Follow report and document links to the original sources.
Quote a phrase for an exact phrase match. Source license links do not imply unrestricted reuse.
An interactive dialog with a computerized information collection was recorded and plotted in the form of a flow chart. The process permits one to identify the logical processes employed in considerable detail and is therefore suggested as a tool for measuring individual thought processes in a variety of situations. A sample of an actual test case is given.
A detailed description is presented of the computer programs in order to provide an understanding of the mathematical and geometrical relationships as implemented in the programs. The individual sbbroutines and their underlying mathematical relationships are described, and the required input data and the output provided by the program are explained. The relationship of the adaptive maneuvering logic program with the program to drive the differential maneuvering simulator is discussed.
Iterative building-block approach is used to minimize component count. Modular design has same logic structure for all bits.
Fail-sense circuit has majority-voted logic component which receives three error voltage signals that are sensed at single point by three error amplifiers. If transistor shorts, only one signal is required to operate; if transistor opens, two signals are required.
A parallel algorithm for counting the number of logic-l elements in a binary array or image developed during preliminary investigation of the Tse concept is described. The counting algorithm is implemented using a basic combinational structure. Modifications which improve the efficiency of the basic structure are also presented. A programmable Tse computer structure is proposed, along with a hardware control unit, Tse instruction set, and software program for execution of the counting algorithm. Finally, a comparison is made between the different structures in terms of their more important characteristics.
Low-power TTL circuit produces an output pulse whenever logic level at its input terminal changes. Circuit can also be used for doubling square-wave frequency.
Simple arrangement of four integrated circuits changes stream of binary data from non-return-to-zero (NRZ) coding to biphase logic coding. Selection of wiring and integrated circuits enables control and balancing of propagation delay without requiring excessive and expensive hardware.
Systematic method for representing multivariate finite Galois field functions can simplify synthesis of multivalued logic elements.
The distinctive feature of a tilt-rotor aircraft is that the pilot can change the rotor mast angles to go from a helicopter configuration for take-off and landing to an airplane configuration for high cruise speeds and vice-versa. An approach path for such an aircraft is proposed and the logic required to fly along this path in the presence of wind is determined. The main contribution of this work is an efficient and, to my knowledge, new method for generating the nominal state and control histories taking into account an estimate of the mean wind velocity and direction. The method requires the solution of algebraic (mostly linear) equations to generate a 'universal nominal', and feedforward and feedback gains. Then, in flight the additional state and control corrections due to deviation in descent rate, deceleration, and flight in a steady wind are obtained by multiplying simple precalculated functions of time by descent rate, deceleration or sine and cosine components of the mean wind vector. Simulations of approach flights for different wind conditions, assuming perfect state information in the feedback signal, indicated satisfactory performance.
Four inexpensive thermocouples monitor temperatures at key points. On command from logic circuitry, dampers open and close to direct airflow, and fan and auxiliary heater shut on or off. Controlling complex arranges heating system in any one of four operating configurations.
The algorithms and logic for use in the implementation of instrument landing system (ILS) localizer deviation signals for the generation of navigation and guidance information are presented. The navigation position estimates, based on range information from a randomly chosen distance measuring equipment (DME) and ILS localizer deviation information, are illustrated. The ILS volumetric coverage and DME geometric checks are described and their addition to area navigation systems with minimum software modification are discussed.
The detailed logic flow for the Flight Design System Executive is presented. The system is designed to provide the hardware/software capability required for operational support of shuttle flight planning.
Quicklist, a preprocessor for an existing wire list program that cuts the description of the wire list by about 67 percent over previous methods, is described. Quicklist uses two different methods to shorten the input data. The first of these is the use of parentheses to allow a compact way of describing signal names which increment (or decrement) by one, i.e., typical signal names in a bus. The other method used is the equal sign. Using this symbol in a signal list says that the rest of the signals on that chip are the same as those on the previous chip described. Quicklist is intended to be the basis of a computer aided logic design system.
A recent result shows that, for a certain class of systems, the interdependency among the elements of such a system together with the elements constitutes a mathematical structure a partially ordered set. It is called a loop free logic model of the system. On the basis of an intrinsic property of the mathematical structure, a characterization of system component failure in terms of maximal subsets of bad test signals of the system was obtained. Also, as a consequence, information concerning the total number of failure components in the system was deduced. Detailed examples are given to show how to restructure real systems containing loops into loop free models for which the result is applicable.
Two labeling procedures were developed which identify various agricultural crops through the use of Landsat data. One procedure separates barley from other spring small grains, and the other identifies corn and soybeans. For both procedures, a minimum data set (critical acquisition time) has been designated. Landsat data in both image format and various graphic displays were used along with ancillary data to obtain information which aided in labeling the spectral signatures. The corn and soybean procedure also employed a structured decision logic. Test results for the barley separation procedure emphasized the importance of obtaining a critical acquisition and showed some success especially in areas where spring crops followed the expected growth patterns. Two tests of the corn and soybean procedure produced good labeling accuracies. Problems with the procedure were easy to identify, and some solutions were implemented for the second test. Automation of various parts of the procedure and extension to other crops and regions were recommended.
Two integrated circuits, BCD-to-decimal decoder and four-input NAND gate, form basic four, input XOR circuit. Multiple-input exclusive-OR logic is implemented by combining several basic elements. 16-input XOR gate is assembled from five NAND gates and five decoders. Same principle extended to handle more inputs.
The development and testing of an analysis procedure which was developed to improve the consistency and objectively of crop identification using Landsat data is described. The procedure was developed to identify corn and soybean crops in the U.S. corn belt region. The procedure consists of a series of decision points arranged in a tree-like structure, the branches of which lead an analyst to crop labels. The specific decision logic is designed to maximize the objectively of the identification process and to promote the possibility of future automation. Significant results are summarized.
The implementation of DDLTRN and DDLSIM programs on SEL-2 computer system is reported. These programs were tested with DDL descriptions of various complexity. An algorithm to synthesize the combinational logic using the cells available in the standard IC cell library was formulated. The algorithm is implemented as a FORTRAN program and a description of the program is given.