Engineering Papers⌕ Search

SEARCH · Engineering Papers

Results for “semiconductor devices”

Search indexed NASA NTRS and DOE OSTI research on propulsion, heat transfer, battery materials and energy systems. Follow report and document links to the original sources.

Quote a phrase for an exact phrase match. Source license links do not imply unrestricted reuse.

At least 37 records · Page 2
All sourcesNASA NTRSDOE OSTI
NASA NTRS2009

Zinc Alloys for the Fabrication of Semiconductor Devices

ZnBeO and ZnCdSeO alloys have been disclosed as materials for the improvement in performance, function, and capability of semiconductor devices. The alloys can be used alone or in combination to form active photonic layers that can emit over a range of wavelength values. Materials with both larger and smaller band gaps would allow for the fabrication of semiconductor heterostructures that have increased function in the ultraviolet (UV) region of the spectrum. ZnO is a wide band-gap material possessing good radiation-resistance properties. It is desirable to modify the energy band gap of ZnO to smaller values than that for ZnO and to larger values than that for ZnO for use in semiconductor devices. A material with band gap energy larger than that of ZnO would allow for the emission at shorter wavelengths for LED (light emitting diode) and LD (laser diode) devices, while a material with band gap energy smaller than that of ZnO would allow for emission at longer wavelengths for LED and LD devices. The amount of Be in the ZnBeO alloy system can be varied to increase the energy bandgap of ZnO to values larger than that of ZnO. The amount of Cd and Se in the ZnCdSeO alloy system can be varied to decrease the energy band gap of ZnO to values smaller than that of ZnO. Each alloy formed can be undoped or can be p-type doped using selected dopant elements, or can be n-type doped using selected dopant elements. The layers and structures formed with both the ZnBeO and ZnCdSeO semiconductor alloys - including undoped, p-type-doped, and n-type-doped types - can be used for fabricating photonic and electronic semiconductor devices for use in photonic and electronic applications. These devices can be used in LEDs, LDs, FETs (field effect transistors), PN junctions, PIN junctions, Schottky barrier diodes, UV detectors and transmitters, and transistors and transparent transistors. They also can be used in applications for lightemitting display, backlighting for displays, UV and visible transmitters and detectors, high-frequency radar, biomedical imaging, chemical compound identification, molecular identification and structure, gas sensors, imaging systems, and for the fundamental studies of atoms, molecules, gases, vapors, and solids.

Ryu, Yungryel↗
NASA NTRS1994

Optical processing for semiconductor device fabrication

A new technique for semiconductor device processing is described that uses optical energy to produce local heating/melting in the vicinity of a preselected interface of the device. This process, called optical processing, invokes assistance of photons to enhance interface reactions such as diffusion and melting, as compared to the use of thermal heating alone. Optical processing is performed in a 'cold wall' furnace, and requires considerably lower energies than furnace or rapid thermal annealing. This technique can produce some device structures with unique properties that cannot be produced by conventional thermal processing. Some applications of optical processing involving semiconductor-metal interfaces are described.

Sopori, Bhushan L.↗
NASA NTRS1986

Conductive Container for Semiconductor Devices

Container for semiconductor components not only protects them against mechanical damage but ensures they are not harmed by electrostatic discharges. Container holds components in fixed positions so they can be serialized and identified from their locations. Suitable for holding components during both storing and shipping. Originally developed for microwave diodes, container concept readily adaptable to transistors and integrated circuits.

Rice, J. T.↗
NASA NTRS1981

Silicon superlattices: Theory and application to semiconductor devices

Silicon superlattices and their applicability to improved semiconductor devices were studied. The device application potential of the atomic like dimension of III-V semiconductor superlattices fabricated in the form of ultrathin periodically layered heterostructures was examined. Whether this leads to quantum size effects and creates the possibility to alter familiar transport and optical properties over broad physical ranges was studied. Applications to improved semiconductor lasers and electrondevices were achieved. Possible application of silicon sperlattices to faster high speed computing devices was examined. It was found that the silicon lattices show features of smaller fundamental energyband gaps and reduced effective masses. The effects correlate strongly with both the chemical and geometrical nature of the superlattice.

Moriarty, J. A.↗
DOE OSTI2023

Semiconductor device and inverter

In an embodiment, a semiconductor device is provided that includes a lateral transistor device having a source, a drain and a gate, and a monolithically integrated capacitor coupled between the gate and the drain.

Haeberlen, Oliver↗
NASA NTRS1981

Total-dose radiation effects data for semiconductor devices, volume 1

Steady-state, total-dose radiation test data are provided in graphic format, for use by electronic designers and other personnel using semiconductor devices in a radiation environment. Data are presented by JPL for various NASA space programs on diodes, bipolar transistors, field effect transistors, silicon-controlled rectifiers, and optical devices. A vendor identification code list is included along with semiconductor device electrical parameter symbols and abbreviations.

Price, W. E.↗
DOE OSTI2025

Real-Time Lifetime Prediction of Semiconductor Devices Using Hardware-in-the-Loop

This paper presents a unique approach to enable real-time lifespan prediction of semiconductor power modules using a Hardware-in-the-Loop (HIL) system. By integrating the module's overall loss characteristics-specifically switching and conduction losses-with a thermoelectric model of the thermal management system, this research demonstrates that the model can dynamically estimates the junction temperature profile of the semiconductor devices in response to a changing torque demand profile for the motor drive system. This capability enables continuous monitoring of the module's operational time and cumulative stress induced on the devices to compute accumulated remaining lifetime or time-to-failure (TTF). This study provides an architectural framework for the HIL system with high-fidelity component models of multiple physical domains, allowing simulation of dynamic behaviors of a closely-coupled motor drive system. The advanced real-time computation and measurement functionalities of the HIL system allow for both dynamic lifetime calculations based on simulated data and aggregate lifetime predictions utilizing historical data. Moreover, this paper details an algorithm that not only computes cumulative damage but also synthesizes these data into a comprehensive aggregated lifetime metric. This methodology can enhance the maintenance scheduling strategies and operational reliability of semiconductor devices in critical applications, ultimately extending their service life while optimizing performance.

hardware-in-the-loop (HIL)↗
NASA NTRS1985

Electrical performance of semiconductor devices at cryogenic temperatures

The electrical performance of semiconductor devices is examined over the temperature range from 300 to 1.4K The design, fabrication, and testing of p-channel field effective transistors (MOSFET) are emphasized to develop a device that will perform satisfactorily in the temperature range from 4.2 to 1.4K. The current-voltage characteristics of the device are obtained as a function of temperature for varying channel lengths and channel dopant levels. The MOSFET's with average channel lengths of 3.27, 5.68, 8.37, and 11.39 microns are examined. It is indicated that the devices with the shorter channel lengths perform better in the 4 to 20K range than those with the longer channel lengths.

Ventrice, C. A.↗
DOE OSTI2023

Two-dimensional perovskite heterostructures for single crystal semiconductor devices

Two-dimensional (2D) perovskites have gained much attention lately owing to their excellent optoelectronic properties, chemical tunability, and environmental stability. Multiple methods have been devised to synthesize high quality 2D perovskite single crystals, and recent progress in fabricating its heterostructures is notable as well. In particular, with growing interest in 2D van der Waals heterostructures, 2D perovskites have become a strong candidate as a new building block for heterostructures to reveal unique physical properties across different interfaces. Until now, various heterostructure devices of 2D perovskite single crystals with other types of 2D materials such as transition metal dichalcogenides (TMDs) and graphene have been studied, which have shown intriguing results including interlayer excitons and enhanced electronic properties. Here, we introduce various synthetic approaches to realize 2D perovskite single crystals and unique characteristics of their single crystal heterostructures fabricated with precision, possessing sharp interfaces. Moreover, recent studies of semiconductor devices based on 2D perovskite single crystal heterostructures are discussed in-depth. New perspectives to further the horizon in the field of 2D perovskite heterostructures are suggested in this work including the consideration of metal–2D material van der Waals contact, application of dry transfer techniques, electric bias driven ion diffusion studies, and nanocrystal array fabrication. 2D perovskite heterostructure single crystal devices factoring in these novel perspectives will further uncover the true potential of these materials for highly efficient and stable semiconductor devices.

Physics↗