FPGA development for high altitude subsonic parachute testing

Kowalski, James E.; Gromov, Konstantin G.; Konefat, Edward H.

Home/Archive/NASA NTRS

NASA NTRS · 20060042967

FPGA development for high altitude subsonic parachute testing

Kowalski, James E.·Gromov, Konstantin G.·Konefat, Edward H.

View original source ↗Export metadata ↓

Abstract

This paper describes a rapid, top down requirements-driven design of a Field Programmable Gate Array (FPGA) used in an Earth qualification test program for a new Mars subsonic parachute. The FPGA is used to process and control storage of telemetry data from multiple sensors throughout launch, ascent, deployment and descent phases of the subsonic parachute test.

Explore related subjects

Field Programmable Gate Array (FPGA)telemetry

Keep this discovery

Explore connections, maps & timelines

BibTeX RIS

Kowalski, James E., Gromov, Konstantin G., Konefat, Edward H.. 2005-09-01. FPGA development for high altitude subsonic parachute testing. https://ntrs.nasa.gov/citations/20060042967

Cite the original work for its findings. Save a collection to share your selection of sources.

KEEP EXPLORING

Related reports

NASA NTRS2019

Microsemi PolarFire® Field Programmable Gate Array Single Event Effects Test Report

Explore the source record for details and available documents.

Field Programmable Gate Array (FPGA)↗

NASA NTRS2019

Xilinx Kintex-Ultrascale Field Programmable Gate Array Single Event Effects (SEE) Heavy-ion Test Report

This report presents 2019 LBNL SEE data and compares previous Texas A&M data to LBNL SEE DUT responses.

Field Programmable Gate Array (FPGA)↗

NASA NTRS2019

Microsemi RTG4 Rev C Field Programmable Gate Array Single Event Effects (SEE) Heavy-Ion Test Report

The goal of this study was to perform an independent investigation of single event destructive and transient susceptibility of the Microsemi RTG4 device. The devices under test were the Microsemi RTG4 field programmable gate array (FPGA) Rev C. The devices under test will be referenced as the DUT or RTG4 Rev C throughout this document. The DUT was configured to have various test structures that are geared to measure specific potential susceptibilities of the device. DesignDevice susceptibility was determined by monitoring the DUT for Single Event Transient (SET) and Single Event Upset (SEU) induced faults by exposing the DUT to a heavy ion beam. Potential Single Event Latch-up (SEL) was checked throughout heavy-ion testing by monitoring device current.

Field Programmable Gate Array (FPGA)↗