Engineering PapersSearch

SEARCH · Engineering Papers

Results for “semiconductor device manufacture”

Search indexed NASA NTRS and DOE OSTI research on propulsion, heat transfer, battery materials and energy systems. Follow report and document links to the original sources.

Quote a phrase for an exact phrase match. Source license links do not imply unrestricted reuse.

At least 19 records

Lithography-Free Mesa Isolation of III–V Solar Cells Through Laser Ablation

Eliminating photolithography from solar cell processing is a significant opportunity for cost reduction for III-V solar cells. Here, in this work, we explore femtosecond laser ablation as an alternative to contact photolithography and wet chemical etching for mesa isolation. We demonstrate both GaAs and GaInP solar cells mesa-isolated by femtosecond laser ablation with minimal to no loss in solar cell performance. We show the best results with a 400 fs UV pulsed laser and a short clean-up etch that also serves as a contact layer removal etch.

14 SOLAR ENERGY

Lithography-Free Mesa Isolation by Laser Ablation for Multijunction III-V Photovoltaic Space Power Generation

Eliminating photolithography from photovoltaic device processing is a significant opportunity for cost reduction and increased manufacturing throughput. In this work, we test femtosecond laser ablation and scribing as an alternative to contact photolithography and wet chemical etching for mesa isolation of multijunction devices. We demonstrate that upright multijunction devices isolated by using the laser as a scribe to cleave through the substrate had virtually no performance loss when compared to a baseline device processed with photolithography. By contrast, devices isolated by laser ablating through the active layers have performance losses that cannot be fully eliminated with postprocess etching. This demonstration of photolithography-free mesa isolation with no performance losses is promising as a pathway to less expensive and higher throughput III-V device manufacturing.

14 SOLAR ENERGY

Evaluation of Converter Performance Considering Static and Dynamic Device Part-to-Part Variability

This paper presents a methodology to incorporate and analyze the impact of semiconductor device part-to-part variation on power converter performance. By integrating extensive static and dynamic device characterization data with an automated compact model generation process that reflects manufacturing variability, device models with inherent variability features are utilized in converter simulations for a comprehensive assessment of performance impacts. The traditional converter performance evaluation process typically yields fixed efficiency values, often dismissing the inherent part-to-part variability caused by the manufacturing process of semiconductor devices. To address this limitation, a large population of devices was characterized to capture variations in static parameters-such as transfer, output, and capacitance characteristics-as well as dynamic behaviors, including switching losses. This data-driven approach enables the development of individual compact models, which were then integrated into converter simulations to evaluate efficiency ranges rather than single point estimated values. The converter simulation results show that part-to-part component variation can lead to significant efficiency deviations, exceeding several percentage points in high-power conversion applications. By offering a more accurate representation of converter behavior under real-world manufacturing conditions, this methodology enables designers to anticipate performance variability, improving the robustness of power converter designs.

device characterization

Valley splitting correlations across a silicon quantum well containing germanium

Quantum dots in SiGe/Si/SiGe heterostructures host coherent electron spin qubits, which are promising for future quantum computers. The silicon quantum well hosts near-degenerate electron valley states, creating a low-lying excited state that is known to reduce spin qubit readout and control fidelity. The valley energy splitting is dominated by the microscopic disorder in the SiGe alloy and at the Si/SiGe interfaces, and while Si devices are compatible with large-scale semiconductor manufacturing, achieving a uniformly large valley splitting energy across a many-qubit device spanning mesoscopic distances is an outstanding challenge. In this work we study valley splitting variations in a 1D quantum dot array, formed in a Si 0.972 Ge 0.028 quantum well, manufactured by Intel. We observe correlations in valley splitting, at both sub-100 nm (single gate) and > 1 μm (device) lengthscales, that are consistent with alloy disorder-dominated theory and simulation. Our results develop the mesoscopic understanding of Si/SiGe heterostructures necessary for scalable device design.

Marcks, Jonathan C. [Argonne National Laboratory (

Trapping light in air with membrane metasurfaces for vibrational strong coupling

Optical metasurfaces can manipulate electromagnetic waves in unprecedented ways at ultra-thin engineered interfaces. Specifically, in the mid-infrared (mid-IR) region, metasurfaces have enabled numerous biochemical sensing, spectroscopy, and vibrational strong coupling (VSC) applications via enhanced light-matter interactions in resonant cavities. However, mid-IR metasurfaces are usually fabricated on solid supporting substrates, which degrade resonance quality factors (Q) and hinder efficient sample access to the near-field electromagnetic hotspots. Besides, typical IR-transparent substrate materials with low refractive indices, such as CaF 2 , NaCl, KBr, and ZnSe, are usually either water-soluble, expensive, or not compatible with low-cost mass manufacturing processes. Here, we present novel free-standing Si-membrane mid-IR metasurfaces with strong light-trapping capabilities in accessible air voids. We employ the Brillouin zone folding technique to excite tunable, high-Q quasi-bound states in the continuum (qBIC) resonances with our highest measured Q-factor of 722. Leveraging the strong field localizations in accessible air cavities, we demonstrate VSC with multiple quantities of PMMA molecules and the qBIC modes at various detuning frequencies. Our new approach of fabricating mid-IR metasurfaces into semiconductor membranes enables scalable manufacturing of mid-IR photonic devices and provides exciting opportunities for quantum-coherent light-matter interactions, biochemical sensing, and polaritonic chemistry. The authors introduce a mid-IR metasurface fabricated by decorating a free-standing Si-membrane with air holes. The enhanced light-matter interactions in such air cavities enable vibrational strong coupling and advanced biochemical sensing.

infrared spectroscopy

PowerAmerica (Final Technical Report)

The U.S. Department of Energy’s Advanced Manufacturing Office (predecessor to AMMTO) established PowerAmerica in December 2014 to develop and accelerate the adoption of wide bandgap (WBG) semiconductor chips and power electronics in manufacturing. The objective was to spark early commercialization of energy efficient products; educate and train the workforce; create high-tech jobs; and nurture the growth of the U.S. WBG semiconductor manufacturing industry. PowerAmerica isled by North Carolina State University by way of a five-year, $140M cooperative agreement with DoE. This private-public partnership with DoE includes member companies ranging from startups and small-medium enterprises to large system integrators, world-class universities, and national labs. The WBG power electronic ecosystem formed by our diverse membership is focused on using advanced manufacturing to 1) lower the cost of silicon carbide and gallium nitride semiconductor devices to be comparable to silicon devices; 2) demonstrate the system benefits and energy efficiency advantages of WBG semiconductor power electronics through system demonstrations that validate their effectiveness; and 3) build an education pipeline for a skilled workforce to meet the future demand for emerging WBG semiconductor markets — and enhance U.S. economic competitiveness globally. PowerAmerica was initially funded in six budget periods, each lasting 12 to 18 months. By the end of Budget Period 6 (August 2023), PowerAmerica had achieved its major objectives in technology development, semiconductor device cost reduction, ecosystem growth and engagement, and education and workforce development. Through strategic foundry investments, we helped to establish the first U.S. SiC foundry (X-FAB) and supported a lab (Microchip) to start SiC volume production. We’ve helped bring together companies from different parts of the supply chain, resulting in several successful new partnerships and business relationships. Through projects with some of the largest manufacturers of energy-intensive equipment in the U.S. — John Deere, GE, United Technologies, Raytheon, Carrier, Toshiba, and others — we have successfully demonstrated the energy and system benefits of WBG technology. We have also harnessed the unique capabilities and facilities of national labs — the Naval Research Laboratory, National Renewable Energy Laboratory, and Argonne National Laboratory — to help solve challenging technical problems for industry. Thanks to our many webinars, tutorials, annual events, and presence at major energy and electronics conferences around the world, the PowerAmerica name has become synonymous with WBG technology advancement. The commercial interest in WBG technology is higher than ever; companies and governments around the world have announced hundreds of millions of dollarsin future investment to build capacity — and compete with silicon in many markets and applications. We have trained hundreds of engineering students, from universities across the U.S., through hands-on projects and WBG coursework. Working professionals have also benefited through the years from our many targeted short courses, tutorials, and technical webinars. In short, PowerAmerica has made great strides in each of our key objectives, and the organization has been operating without government or NC State

14 SOLAR ENERGY

Integrated optical frequency division for microwave and mmWave generation

Abstract The generation of ultra-low-noise microwave and mmWave in miniaturized, chip-based platforms can transform communication, radar and sensing systems 1–3 . Optical frequency division that leverages optical references and optical frequency combs has emerged as a powerful technique to generate microwaves with superior spectral purity than any other approaches 4–7 . Here we demonstrate a miniaturized optical frequency division system that can potentially transfer the approach to a complementary metal-oxide-semiconductor-compatible integrated photonic platform. Phase stability is provided by a large mode volume, planar-waveguide-based optical reference coil cavity 8,9 and is divided down from optical to mmWave frequency by using soliton microcombs generated in a waveguide-coupled microresonator 10–12 . Besides achieving record-low phase noise for integrated photonic mmWave oscillators, these devices can be heterogeneously integrated with semiconductor lasers, amplifiers and photodiodes, holding the potential of large-volume, low-cost manufacturing for fundamental and mass-market applications 13 .

Science & Technology - Other Topics

Plasma sources for advanced semiconductor applications

Semiconductors are the foundation of modern technology, used in our personal, industrial, and military-grade devices. Further, every aspect of U.S. society is closely tied to semiconductors, and our economy cannot progress at the current pace with existing chip manufacturing methods as chip features approach an atomistic scale.

70 PLASMA PHYSICS AND FUSION TECHNOLOGY

Resolving the Electron Plume within a Scanning Electron Microscope

Scanning electron microscopy (SEM), a century-old technique, is today a ubiquitous method of imaging the surface of nanostructures. However, most SEM detectors simply count the number of secondary electrons from a material of interest, and thereby overlook the rich material information contained within them. Here, by simple modifications to a standard SEM tool, we resolve the momentum and energy information on secondary electrons by directly imaging the electron plume generated by the electron beam of the SEM. Leveraging these spectroscopic imaging capabilities, our technique is able to image lateral electric fields across a prototypical silicon p–n junctions and to distinguish differently doped regions, even when buried beyond depths typically accessible by SEM. Intriguingly, the subsurface sensitivity of this technique reveals unexpectedly strong surface band bending within nominally passivated semiconductor structures, providing useful insights for complex layered component designs, in which interfacial dynamics dictate device operation. Further, these capabilities for noninvasive, multimodal probing of complicated electronic components are crucial in today’s electronic manufacturing but is largely inaccessible even with sophisticated techniques. These results show that seemingly simple SEM can be extended to probe complex and useful material properties.

36 MATERIALS SCIENCE

Theoretical perspective on phase stability and polarization switching in ferroelectric hafnia

Fluorite-based ferroelectric materials are revolutionizing the application space of polar semiconductors. These materials leverage robust polarization of extremely thin films, compatibility with the silicon chip processing, and decades of manufacturing experience to enable a new generation of ferroelectric memory devices. As a new paradigm for ferroelectrics, understanding of phase transitions and the switching mechanism in fluorites is essential both for advancing applications and for fundamental science. In this article, we outline the recent progress that has been made to understand the relative phase stability, phase transition and order parameter coupling, ferroelectric switching through unique nucleation and growth processes, and how defects affect these phases and processes. The main challenges, opportunities, and next steps for leveraging these materials for next-generation devices are reviewed.

Condensed Matter Physics

The Heterogeneous Integration of Electronic Components

Heterogeneous integration (HI) of electronics components is broadly recognized as a powerful and crucial enabler for the continued growth of computing and communication. From 2010 onwards, the value of HI is increasingly visible in the advanced packaging used in artificial intelligence, high-performance computing, smartphones and communications product implementations. In this Perspective, we argue that HI is crucial to semiconductors and more broadly to the continued evolution of computing and communications. We use leading-edge advanced packaging examples to represent the value, advancements and opportunities for HI. To succeed, it is critical to develop comprehensive HI roadmaps that inform collaborations across the design, manufacturing and reliability spectrum between systems architects, packaging and semiconductor technologists to common goals. Although this article does not provide a full roadmap, we instead detail additional parameters for artificial intelligence, smartphone and other cellular communication devices, and their constituent building blocks including interconnects, power electronics, photonics, thermal management, reliability, modelling and co-design, to foster greater collaboration opportunities among academia, research laboratories and industry.

42 ENGINEERING

Gallium Arsenide Semiconductor Opening Switches: Enabling Nanosecond High Powering Pulsed Systems

The goal of this work awas to investigate design manufacturing semiconductor opening switches (SOS) in both silicon and gallium arsenide (GaAs). Solid-state opening switches are critical components for pulsed power systems and applications in directed energy, dielectric wall accelerators, and novel semiconductor manufacturing techniques. Under this funding, we have developed silicon SOS designs that suppresses an unwanted prepulse, increases the peak output voltage by about 10 percent, and reduces the pulse rise time by ~ 4x compared with more conventional profiles. Through this effort we have improved device fabrication and bonding techniques. Additionally, work on this the GaAs opening switch has defined a unique application space that these devices are suited for. GaAs opening switches have short risetimes and pulse widths compared to silicon devices, however the short carrier lifetime of GaAs makes the circuit design more challenging than in silicon. For high PRF operation, the lifetime of the GaAs is an advantage compared to silicon. TCAD simulations of GaAs devices have been used to optimize a GaAs profile. Additionally, we have designed pulsers with sub 50ns reserve pump times and tested GaAs COTs PIN diodes in them.

42 ENGINEERING

Additively-manufactured monocrystalline YBCO superconductor

Abstract Single-crystal microstructures enable high-performance YBa 2 Cu 3 O 7-x superconductors which are however limited to simple shapes due to their brittleness. Additive manufacturing can fabricate YBa 2 Cu 3 O 7-x superconductor with complex shapes, albeit with a polycrystalline microstructure. Here, we demonstrate a route to grow single-crystals from 3D-ink-printed, polycrystalline, sintered superconducting YBa 2 Cu 3 O 7-x (YBCO or Y123) + Y 2 BaCuO 5 (Y211), manufacturing objects with complex architectures displaying both high critical current density (J c =2.1 × 10 4 A . cm –2 , 77 K) and high critical temperature (T c = 88-89.5 K). An ink containing precursor powders (Y 2 O 3 , BaCO 3 , and CuO) is 3D-extruded into complex geometries and then reaction-sintered to obtain polycrystalline Y123 + Y211. A seed is then utilized to transform these 3D-printed parts from polycrystal to monocrystal via the melt growth method. The geometric details of 3D-printed parts survive the process without slumping, sagging or collapse, despite the long-term presence of liquid above the peritectic temperature. Origami structures can be created by sheet folding after 3D-printing. This additive approach enables the facile fabrication of superconducting devices with complex shapes and architectures, such as advanced undulator magnets to generate synchrotron radiation and microwave cavities for dark-matter axion search. This work highlights the potential of additive manufacturing for producing monocrystalline cuprate superconductors and opens the door to additive manufacturing of other monocrystalline functional ceramic or semiconductor materials.

72 PHYSICS OF ELEMENTARY PARTICLES AND FIELDS

Electric Drive Technologies Consortium (EDTC)/ Cost competitive, high-Performance, highly Reliable (CPR) Power Devices on 4H-SiC (Final Report)

4H-Silicon carbide (4H-SiC) is a wide bandgap semiconductor that offers superior material properties over silicon, including higher critical electric field, thermal conductivity, and electron saturation velocity. These advantages make 4H-SiC highly attractive for high-voltage, high-efficiency power electronics. However, realizing the full potential of SiC requires device technologies that are not only high-performing but also manufacturable and reliable under real-world operating conditions. This report summarizes the outcomes of a five-year R&D effort funded by the U.S. Department of Energy (DOE) under the Electric Drive Technologies Consortium (EDTC), focused on developing cost-competitive, high-performance, and highly reliable (CPR) power devices on 4H-SiC substrates. The program targeted scalable and manufacturable 1.2 kV-class SiC MOSFETs optimized for next-generation electric vehicles, renewable energy systems, and industrial power conversion. The project delivered transformative advancements in SiC power device performance and ruggedness. Particularly, Specific on-resistance (R on,sp ) was reduced by up to 37%, from ~4.0 m$\Omega \cdot$cm 2 in earlier designs to an industry-leading 2.40 m$\Omega \cdot$cm 2 , driven by optimized doping, refined JFET widths, and layout engineering. Breakdown voltages (BV) exceeded 1600 V, marking improvement over legacy baselines, and demonstrating the robustness of newly implemented junction profiles and edge terminations. Short-circuit withstand time (SCWT) saw a remarkable 4$\times$ increase, from ~2 $\mu$s to over 8 $\mu$s, achieved through the successful deployment of deep P-well structures (~1.8–2.0 $\mu$m) via channeling implantation. This innovative process breakthrough enabled precise junction formation without MeV-class implantation tools, reduced leakage under high field stress, and allowed even the shortest-channel devices (down to 0.3 $\mu$m) to achieve both high BV and excellent ruggedness—breaking the traditional trade-off between conduction efficiency and blocking capability. Several novel architectures pushed the performance envelope further. JBSFETs—featuring embedded Schottky portions—eliminated bipolar degradation and drastically reduced third-quadrant leakage, while Ladder MOSFETs introduced a clever orthogonal conduction path that achieved a 15.4% reduction in R on,sp over standard linear designs. Switching performance reached new benchmarks: short-channel devices showed a 31% reduction in total switching energy compared to 0.5 $\mu$m counterparts, while maintaining manageable gate drive requirements. Layout-optimized structures not only improved transconductance but also accelerated switching transitions, pointing to real-world benefits in converter-level efficiency. The devices also passed rigorous reliability validation. Stress-tested across TDDB, HTGB, HTRB, HVP, and burn-in, the devices screened under 30 V/10 hr and 43 V/1 s protocols consistently exhibited tighter lifetime distributions and long-term oxide robustness. These screening techniques proved effective in identifying latent defects and ensuring deployment-grade reliability. Meanwhile, advanced 3D TCAD simulations revealed and resolved electric field hotspots—particularly in HEXFET corners—where fields exceeding 4.8 MV/cm were mitigated through geometry-aware layout corrections. Overall, the results of this project demonstrate a manufacturable and scalable SiC power device platform that addresses key DOE performance targets for efficient, robust, and reliable 1.2kV 4H-SiC Power Devices. The developed technologies represent a meaningful step forward in the commercial readiness of high-voltage SiC solutions and provide a strong foundation for continued advancement in wide bandgap power electronics.

42 ENGINEERING

Schrödinger cat states of a nuclear spin qudit in silicon

High-dimensional quantum systems are a valuable resource for quantum information processing. They can be used to encode error-correctable logical qubits, which has been demonstrated using continuous-variable states in microwave cavities or the motional modes of trapped ions. For example, high-dimensional systems can be used to realize ‘Schrödinger cat’ states, which are superpositions of widely displaced coherent states that can be used to illustrate quantum effects at large scales. Recent proposals have suggested encoding qubits in high-spin atomic nuclei, which are finite-dimensional systems that can host hardware-efficient versions of continuous-variable codes. Here, in this study, we demonstrate the creation and manipulation of Schrödinger cat states using the spin-7/2 nucleus of an antimony atom embedded in a silicon nanoelectronic device. We use a multi-frequency control scheme to produce spin rotations that preserve the symmetry of the qudit, and we constitute logical Pauli operations for qubits encoded in the Schrödinger cat states. Our work demonstrates the ability to prepare and control non-classical resource states, which is a prerequisite for applications in quantum information processing and quantum error correction, using our scalable, manufacturable semiconductor platform.

71 CLASSICAL AND QUANTUM MECHANICS, GENERAL PHYSIC

Rapid Solidification Effects in Additively Manufactured Si and SiGe Compositions

SiGe alloys have a proven track record as robust high-temperature thermoelectric materials, powering NASA missions like SNAP-10A, LES-9, and Voyager 1 and 2. Enhancing thermoelectric efficiency hinges on minimizing thermal conductivity while preserving electrical conductivity. Rapid solidification via LPBF can generate microstructural features such as subgrain cellular boundaries and twinning, which may help reduce thermal conductivity while preserving semiconducting behavior. Here, this study investigates the potential of laser powder bed fusion (LPBF) additive manufacturing to fabricate nanostructured Si and SiGe thermoelectric materials. High cooling rates (10 5 to 10 7 K/s) rates inherent to the LPBF process are conducive to forming such nanostructures. Moreover, this fabrication technique could also be suitable for fabricating complex geometries needed to achieve improved device level performance. Process mapping of commercial Si powder with irregular morphology was first performed to understand the LPBF processing behavior of this semiconductor material. Subsequent studies included in-house synthesized B-doped (p-type) Si7 8 Ge 22 spherical powder that was produced via ultrasonic atomization. Scan strategies involved multiple laser exposures to mitigate solidification cracking: a high density of >98% was achieved, but solidification cracking could not be fully eliminated. Subsequently, a high electrical resistivity (i.e., low conductivity) was observed, but the measured Seebeck coefficient, ∼230 μV/K @ 500 °C, proved that good semiconductor material was being fabricated. A subgrain cellular structure (5–10 μm) was observed as defined by Ge segregation to the intercellular boundaries. The remelting strategies helped lower the cooling rates in processing SiGe, but this still resulted in high residual stresses, which induced a remarkably high density of twins (78–95%) to accommodate the deformation. This unique grain structure offers an avenue for phonon scattering and potential improvements in thermoelectric performance.

figure of merit

Nickel Interlayer for Improved Silver Complex Inks Metallization in GaAs Photovoltaic Devices

Large areas of III-V photovoltaic panels are essential to supplying operational energy for a growing demand of satellites of strategic importance to the United States military, covering a range of applications. High fabrication costs and low manufacturing throughput are key barriers to meeting the necessary supply, which can in turn jeopardize mission success. At the device level, metallization based on printing of complex metal inks has attracted significant research interest due to its potential to substantially reduce processing costs and increase throughput while achieving electrical performance comparable to those of conventional metallization schemes. For GaAs photovoltaic devices, however, reliable electrical contacting remains challenging due to the formation of an interfacial oxide layer at the metal-semiconductor interface. This oxide barrier severely limits current extraction from the PV absorber, resulting in unacceptably high contact resistance. In this study, we report the introduction of a reactive nickel (Ni) interfacial layer between the silver metal fingers and the GaAs substrate to suppress oxide formation while maintaining a low-resistance electrical interface, and show performance data from fully fabricated GaAs devices incorporating the Ni interlayer. These results demonstrate the potential of reactive Ni ink as an effective interfacial layer for improved electrical contacting in low-cost PV metallization schemes.

14 SOLAR ENERGY

Testing of Novel Semiconductor Opening Switches Using Magnetic Switching

The performance of semiconductor opening switch (SOS) diodes with different doping profiles is assessed with the primary aim of enhancing or substituting hard-to-find devices. SOS devices are capable of providing long lifetime, gigawatt level pulses in generators with risetimes on the nanosecond scale with pulse widths on the order of 20 ns. An experimental testbed is described which allows for rapid testing of diodes with control of the forward pumping time which is a crucial parameter of SOS diodes. A saturable pulse transformer provides both the initial voltage multiplication and reverse current pulse required to drive SOS diodes. Voltage multiplication ratios of 16:1 were achieved with a modest charging voltage of 800 V and simple circuitry. With current densities of up to 1.4 kA ⋅ cm -2 , the testbed produces 10 kV output pulses into a 56 Ω load with a pulsewidth of 16 ns and delivered power of up to 1.9 MW. These novel devices are compared to legacy SOS diodes originating from Russia, with one of the profiles yielding increased performance. Finally, these profiles are studied in hopes of creating manufacturing demand to augment the availability of these useful devices.

drift step recovery diodes