Engineering Papers⌕ Search

SEARCH · Engineering Papers

Results for “quantum device heterostructure dot”

Search indexed NASA NTRS and DOE OSTI research on propulsion, heat transfer, battery materials and energy systems. Follow report and document links to the original sources.

Quote a phrase for an exact phrase match. Source license links do not imply unrestricted reuse.

4 records
All sourcesNASA NTRSDOE OSTI
NASA NTRS2004

Novel Biomedical Devices Utilizing Light-Emitting Nanostructures

As part of the NASA project, we are investigating the formation, properties, and performance of QD heterostructures, to be incorporated into a novel biomedical device for detecting bacteria and/or viruses in fluids on board space vehicles. We are presently synthesizing the epitaxial quantum dot structures using molecular beam epitaxy. We recently developed a method for controlling the arrangement of QDs, based upon a combination of buffer layer growth and controlled annealing sequences. This method is promising for producing arrangements of QDs with a locally well-controlled distribution of sizes. In the future, we plan to explore selective pre-patterning of the starting surface using focused ion-beam nanopatterning, which will enable us to precisely tune the compositions, sizes, and placement of the QDs, in order laterally tune the emission and detection wavelengths of QD based devices.

Goldman, Rachel S.↗
NASA NTRS2001

A Radiation-Tolerant, Low-Power Non-Volatile Memory Based on Silicon Nanocrystal Quantum Dots

Nanocrystal nonvolatile floating-gate memories are a good candidate for space applications - initial results suggest they are fast, more reliable and consume less power than conventional floating gate memories. In the nanocrystal based NVM device, charge is not stored on a continuous polysilicon layer (so-called floating gate), but instead on a layer of discrete nanocrystals. Charge injection and storage in dense arrays of silicon nanocrystals in SiO2 is a critical aspect of the performance of potential nanocrystal flash memory structures. The ultimate goal for this class of devices is few- or single-electron storage in a small number of nanocrystal elements. In addition, the nanocrystal layer fabrication technique should be simple, 8-inch wafer compatible and well controlled in program/erase threshold voltage swing was seen during 100,000 program and erase cycles. Additional near-term goals for this project include extensive testing for radiation hardness and the development of artificial layered tunnel barrier heterostructures which have the potential for large speed enhancements for read/write of nanocrystal memory elements, compared with conventional flash devices. Additional information is contained in the original extended abstract.

Bell, L. D.↗