Engineering Papers⌕ Search

SEARCH · Engineering Papers

Results for “periodic reset”

Search indexed NASA NTRS and DOE OSTI research on propulsion, heat transfer, battery materials and energy systems. Follow report and document links to the original sources.

Quote a phrase for an exact phrase match. Source license links do not imply unrestricted reuse.

At least 19 records
All sourcesNASA NTRSDOE OSTI
NASA NTRS2001

Stable and verifiable state estimation methods and systems with spacecraft applications

The stability of a recursive estimator process (e.g., a Kalman filter is assured for long time periods by periodically resetting an error covariance P(t.sub.n) of the system to a predetermined reset value P.sub.r. The recursive process is thus repetitively forced to start from a selected covariance and continue for a time period that is short compared to the system's total operational time period. The time period in which the process must maintain its numerical stability is significantly reduced as is the demand on the system's numerical stability. The process stability for an extended operational time period T.sub.o is verified by performing the resetting step at the end of at least one reset time period T.sub.r whose duration is less than the operational time period T.sub.o and then confirming stability of the process over the reset time period T.sub.r. Because the recursive process starts from a selected covariance at the beginning of each reset time period T.sub.r, confirming stability of the process over at least one reset time period substantially confirms stability over the longer operational time period T.sub.o.

Li, Rongsheng↗
NASA NTRS1991

DC current monitor

A non-intrusive DC current monitor is presented which emulates the theoretical operation of an AC transformer. A conductor, carrying the current to be measured, acts as the primary of a DC current transformer. This current is passed through the center of a secondary coil, and core positioned thereabout, and produces a magnetic flux which induces a current in the secondary proportional to the current flowing in the primary. Means are provided to periodically reset the transformer core such that the measurement inaccuracies associated with core saturation are obviated. A reset current is caused to periodically flow through the secondary coil which produces a magnetic flux oppositely polarized to the flux created by the current in the primary, thus allowing ongoing measurements to be made.

Canter, Stanley↗
NASA NTRS1994

Three Magnetic Direct-Current Sensors

Three direct-current-measuring circuits based on magnetic (transformer) coupling, with periodic reset of magnetic flux to reverse saturation. Unidirectional and bidirectional versions demonstrated. Offers greater realibility and lower power consumption.

Sullender, Craig C.↗
NASA NTRS1964

Novel circuit combines pulse stretcher with NOR gate

A pulse-stretching circuit added to a conventional NOR gate circuit detects a preselected state and produces a pulse that the pulse stretcher maintains for a long enough period to reset all counter stages.

Cliff, R. A.↗
NASA NTRSDate not supplied

Spectral Measurement Errors due to CCD Serial Pixel-to-Pixel Readout Interference in the Ocean Color Instrument of the NASA PACE Mission

The Ocean Color Instrument on NASA’s PACE mission is a hyperspectral imager with a spatial resolution of 1km x 1km and spectral resolution of 5nm in 2.5nm steps over 320-890nm. The detection system is based on two Charge-Coupled Devices (CCDs) operating in Time Delay Integration (TDI) mode to achieve high signal-to-noise ratio. The front-end optical imager is a rotating mirror-based system that images the ground-scene onto a slit with a field of view of 16km x 1km. The slit-image is re-imaged and wavelength dispersed on the CCDs. As the ground-scene moves through the slit, it moves along the CCD columns as charge is moved along with it. The accumulated charge at the end of each column is collected in a serial pixel. Each of the 16 CCD outputs read out 32 columns of the same ground scene spaced 0.625nm apart. The 32-pixel serial register is swiftly read out before the next TDI cycle. The telescope is spinning at 5.77Hz to achieve the required spatial resolution. This results in a serial pixel readout speed of 8.5MHz. Each serial read-cycle goes through a reset and video period that are each sampled to create a low-noise correlated double sample value. This only allows 59ns for the reset and video to be asserted and settled before sampling. Due to the short time period, the response of the CCD exhibits serial pixel-to-pixel readout interference as the reset and video signals do not have time to fully settle before sampling. Each serial pixel value therefore has a dependence on the value of the preceding pixel value. This leads to a spectral measurement error of up to 0.3%. We explain the operation of the detection system, the behavior of the interference and the resulting wavelength error with results from ground testing and on-orbit characterization.

Ulrik B Gliese↗
NASA NTRS1989

Method for detection and correction of errors in speech pitch period estimates

A method of detecting and correcting received values of a pitch period estimate of a speech signal for use in a speech coder or the like. An average is calculated of the nonzero values of received pitch period estimate since the previous reset. If a current pitch period estimate is within a range of 0.75 to 1.25 times the average, it is assumed correct, while if not, a correction process is carried out. If correction is required successively for more than a preset number of times, which will most likely occur when the speaker changes, the average is discarded and a new average calculated.

Bhaskar, Udaya↗
NASA NTRS2014

Fault-Tolerant Self-Stabilizing Distributed Clock Synchronization Protocol for Arbitrary Digraphs

A self-stabilizing network in the form of an arbitrary, non-partitioned digraph includes K nodes having a synchronizer executing a protocol. K-1 monitors of each node may receive a Sync message transmitted from a directly connected node. When the Sync message is received, the logical clock value for the receiving node is set to between 0 and a communication latency value (gamma) if the clock value is less than a minimum event-response delay (D). A new Sync message is also transmitted to any directly connected nodes if the clock value is greater than or equal to both D and a graph threshold (T(sub S)). When the Sync message is not received the synchronizer increments the clock value if the clock value is less than a resynchronization period (P), and resets the clock value and transmits a new Sync message to all directly connected nodes when the clock value equals or exceeds P.

Malekpour, Mahyar R.↗
NASA NTRS1999

Precise Clock Solutions Using Carrier Phase from GPS Receivers in the International GPS Service

As one of its activities as an Analysis Center in the International GPS Service (IGS), the Jet Propulsion Laboratory (JPL) uses data from a globally distributed network of geodetic-quality GPS receivers to estimate precise clock solutions, relative to a chosen reference, for both the GPS satellites and GPS receiver internal clocks, every day. The GPS constellation and ground network provide geometrical strength resulting in formal errors of about 100 p sec for these estimates. Some of the receivers in the global IGS network contain high quality frequency references, such as hydrogen masers. The clock solutions for such receivers are smooth at the 20-p sec level on time scales of a few minutes. There are occasional (daily to weekly) shifts at the microsec level, symptomatic of receiver resets, and 200-p sec-level discontinuities at midnight due to 1-day processing boundaries. Relative clock solutions among 22 IGS sites proposed as "fiducial" in the IGS/BIPM pilot project have been examined over a recent 4-week period. This allows a quantitative measure of receiver reset frequency as a function of site. For days and-sites without resets, the Allan deviation of the relative clock solutions is also computed for subdaily values of tau..

Zumberge, J. F.↗
NASA NTRS2011

Monitoring Digital Closed-Loop Feedback Systems

A technique of monitoring digital closed-loop feedback systems has been conceived. The basic idea is to obtain information on the performances of closed-loop feedback circuits in such systems to aid in the determination of the functionality and integrity of the circuits and of performance margins. The need for this technique arises as follows: Some modern digital systems include feedback circuits that enable other circuits to perform with precision and are tolerant of changes in environment and the device s parameters. For example, in a precision timing circuit, it is desirable to make the circuit insensitive to variability as a result of the manufacture of circuit components and to the effects of temperature, voltage, radiation, and aging. However, such a design can also result in masking the indications of damaged and/or deteriorating components. The present technique incorporates test circuitry and associated engineering-telemetry circuitry into an embedded system to monitor the closed-loop feedback circuits, using spare gates that are often available in field programmable gate arrays (FPGAs). This technique enables a test engineer to determine the amount of performance margin in the system, detect out of family circuit performance, and determine one or more trend(s) in the performance of the system. In one system to which the technique has been applied, an ultra-stable oscillator is used as a reference for internal adjustment of 12 time-to-digital converters (TDCs). The feedback circuit produces a pulse-width-modulated signal that is fed as a control input into an amplifier, which controls the circuit s operating voltage. If the circuit s gates are determined to be operating too slowly or rapidly when their timing is compared with that of the reference signal, then the pulse width increases or decreases, respectively, thereby commanding the amplifier to increase or reduce, respectively, its output level, and "adjust" the speed of the circuits. The nominal frequency of the TDC s pulse width modulated outputs is approximately 40 kHz. In this system, the technique is implemented by means of a monitoring circuit that includes a 20-MHz sampling circuit and a 24-bit accumulator with a gate time of 10 ms. The monitoring circuit measures the duty cycle of each of the 12 TDCs at a repetition rate of 28 Hz. The accumulator content is reset to all zeroes at the beginning of each measurement period and is then incremented or decremented based of the value of the state of the pulse width modulated signal. Positive or negative values in the accumulator correspond to duty cycles greater or less, respectively, than 50 percent.

Katz, Richard↗
NASA NTRS2016

Magnetospheric Multiscale Mission Attitude Dynamics: Observations from Flight Data

Extensive flight data is being collected throughout the MMS mission that includes quantities that are of interest for attitude dynamics studies such as spin rate, spin axis orientation nutation rate, etc. One example of such data is the long-term evolution of the spin rates of the four spacecraft. Spikes in these rates are observed that are separated by the MMS orbital period (just under 24 hr) and occur around perigee due to gravity-gradient torque. Periodic discontinuities in spin rate are caused by the controller resetting the spin rate approximately to the nominal 3.1 RPM value at the time of each maneuver. In between, a slow decay in spin rate can be seen to occur. The paper will discuss various disturbance torque mechanisms that could potentially be responsible for this behavior: these include magnetic hysteresis, eddy currents, solar radiation pressure, and a possible interaction between gravity-gradient and wire boom flexibility effects. One additional disturbance mechanism is produced by the Active Spacecraft Potential Control (ASPOC) devices: these emit positive indium ions to keep the MMS spacecraft electrically neutral, so as not to corrupt the electric field observations that are made by some of the on-board instruments. The spin rate decays that could be produced by these various mechanisms will be quantified in the paper, and their signatures described. Comparing these with the observations from flight data then allow the most likely candidate to be determined.

DYNAMICS↗
NASA NTRS1991

Ar-39-Ar-40 of achondrites: Evidence for a lunar-like cataclysm

The observation that the K-Ar, Pb-Pb, and Rb-Sr ages of a significant number of lunar highland rocks were reset in the interval of 4.1-3.8 Ga ago led to the concept of a cataclysmic bombardment of the moon during this period. An important consideration for understanding the early bombardment history of the solar system, including the moon, is whether evidence also exists in meteorites for resetting of radiometric ages by cataclysmic bombardment of their parent bodies. A comparison of Ar-39-Ar-40 ages of achondritic meteorites with ages of lunar highland rocks should help elucidate the nature of the early bombardment of the solar system. We are participating in various consortia studies of primarily Antarctic eucrites and howardites for which we measured Ar-39-Ar-40 ages of various clasts and matrix samples. The results of these studies are presented.

Bogard, D. D.↗
NASA NTRS2011

Digital Interface Board to Control Phase and Amplitude of Four Channels

An increasing number of parts are designed with digital control interfaces, including phase shifters and variable attenuators. When designing an antenna array in which each antenna has independent amplitude and phase control, the number of digital control lines that must be set simultaneously can grow very large. Use of a parallel interface would require separate line drivers, more parts, and thus additional failure points. A convenient form of control where single-phase shifters or attenuators could be set or the whole set could be programmed with an update rate of 100 Hz is needed to solve this problem. A digital interface board with a field-programmable gate array (FPGA) can simultaneously control an essentially arbitrary number of digital control lines with a serial command interface requiring only three wires. A small set of short, high-level commands provides a simple programming interface for an external controller. Parity bits are used to validate the control commands. Output timing is controlled within the FPGA to allow for rapid update rates of the phase shifters and attenuators. This technology has been used to set and monitor eight 5-bit control signals via a serial UART (universal asynchronous receiver/transmitter) interface. The digital interface board controls the phase and amplitude of the signals for each element in the array. A host computer running Agilent VEE sends commands via serial UART connection to a Xilinx VirtexII FPGA. The commands are decoded, and either outputs are set or telemetry data is sent back to the host computer describing the status and the current phase and amplitude settings. This technology is an integral part of a closed-loop system in which the angle of arrival of an X-band uplink signal is detected and the appropriate phase shifts are applied to the Ka-band downlink signal to electronically steer the array back in the direction of the uplink signal. It will also be used in the non-beam-steering case to compensate for phase shift variations through power amplifiers. The digital interface board can be used to set four 5-bit phase shifters and four 5-bit attenuators and monitor their current settings. Additionally, it is useful outside of the closed-loop system for beamsteering alone. When the VEE program is started, it prompts the user to initialize variables (to zero) or skip initialization. After that, the program enters into a continuous loop waiting for the telemetry period to elapse or a button to be pushed. A telemetry request is sent when the telemetry period is elapsed (every five seconds). Pushing one of the set or reset buttons will send the appropriate command. When a command is sent, the interface status is returned, and the user will be notified by a pop-up window if any error has occurred. The program runs until the End Program button is depressed.

Smith, Amy E.↗
NASA NTRS2014

The Bombardment History of 4 Vesta as Told by Sample Geochronology

The Dawn mission showed asteroid 4 Vesta to be an extensively cratered body, ancient in age, with craters in a variety of morphologies and preservation states [1-3]. Tying Vesta's relative crater ages to an absolute impact history can be accomplished through investigations of the HED (howardite, eucrite, diogenite) meteorites. Eucrites are crustal basalts and gabbros, diogenites are mostly orthopyroxenites representing lower crust or upper mantle materials, and howardites are mixed breccias containing both lithologies. Eucrite 53Mn-53Cr systematics show that the HED parent body globally differentiated by ~4.56 Ga and fully crystallized soon afterwards [4]. Much later, many eucrites were brecciated and heated by large impacts into the parent body surface. Disturbance ages in eucrites show that multiple large impacts occurred within 1 Gyr after crystallization, showing a history that largely resembles that of the Moon [5-7]. Dawn images also showed that Vesta is covered with a well-developed regolith that is spectrally similar to howardite meteorites [8]. Howardites are polymict regolith breccias made up mostly of clasts of eucrites and diogenites, but which also contain clasts formed by melting of the regolith by relatively large, energetic impact events. Impact-melt clast ages from howardites extend our knowledge of the impact history of Vesta, expanding on eucrite disturbance ages and helping give absolute age context to the observed crater-counts produced using Dawn data. The distribution of 40Ar-39Ar ages of impact-melt clasts in howardites shows that they formed within the time period 3.3-3.8 Ga [9]. These, and other impact-melted HED materials, have distinct age and compositional characteristics that suggest they formed in discrete impact events. In order to create these crystalline impact-melt products on the surface of Vesta, the impacts during this time period must have had velocities much higher than 5 km/s, the main belt average [10]. This is inconsistent with formation by a normal distribution of impact velocities and points instead to a unique period where high-velocity collisions were more frequent than currently observed. Until now, impact-reset ages in the HED meteorites have been be interpreted under the umbrella of the canonical lunar cataclysm where an increase in the absolute number of bombarding objects is responsible for creating larger absolute amounts of impact-affected and impact-melted rocks, statistically increasing their chances of being found on Earth and dated. However, the distribution of age among the howardite impact-melt clasts may not necessarily result from an increased number of impacts, but rather result from impacts of higher velocity. The changeover from a typical main belt velocity profile to this regime of increased velocity population at Vesta occurs contemporaneously with a similar transition at the Moon, indicating that howardite impact-melt clast ages reinforce the notion of a dynamically unusual episode of bombardment in the inner solar system beginning at around 4.0 Ga.

Cohen, B. A.↗
NASA NTRS2012

Compact, Low-Force, Low-Noise Linear Actuator

Actuators are critical to all the robotic and manipulation mechanisms that are used in current and future NASA missions, and are also needed for many other industrial, aeronautical, and space activities. There are many types of actuators that were designed to operate as linear or rotary motors, but there is still a need for low-force, low-noise linear actuators for specialized applications, and the disclosed mechanism addresses this need. A simpler implementation of a rotary actuator was developed where the end effector controls the motion of a brush for cleaning a thermal sensor. The mechanism uses a SMA (shape-memory alloy) wire for low force, and low noise. The linear implementation of the actuator incorporates a set of springs and mechanical hard-stops for resetting and fault tolerance to mechanical resistance. The actuator can be designed to work in a pull or push mode, or both. Depending on the volume envelope criteria, the actuator can be configured for scaling its volume down to 4x2x1 cu cm. The actuator design has an inherent fault tolerance to mechanical resistance. The actuator has the flexibility of being designed for both linear and rotary motion. A specific configuration was designed and analyzed where fault-tolerant features have been implemented. In this configuration, an externally applied force larger than the design force does not damage the active components of the actuator. The actuator housing can be configured and produced using cost-effective methods such as injection molding, or alternatively, its components can be mounted directly on a small circuit board. The actuator is driven by a SMA -NiTi as a primary active element, and it requires energy on the order of 20 Ws(J) per cycle. Electrical connections to points A and B are used to apply electrical power in the resistive NiTi wire, causing a phase change that contracts the wire on the order of 5%. The actuation period is of the order of a second for generating the stroke, and 4 to 10 seconds for resetting. Thus, this design allows the actuator to work at a frequency of up to 0.1 Hz. The actuator does not make use of the whole range of motion of the SMA material, allowing for large margins on the mechanical parameters of the design. The efficiency of the actuator is of the order of 10%, including the margins. The average dissipated power while driving at full speed is of the order of 1 W, and can be scaled down linearly if the rate of cycling is reduced. This design produces an extremely quiet actuator; it can generate a force greater than 2 N and a stroke greater than 1 cm. The operational duration of SMA materials is of the order of millions of cycles with some reduced stroke over a wide temperature range up to 150 C.

Badescu, Mircea↗
NASA NTRS2012

Compact, Low-Force, Low-Noise Linear Actuator

Actuators are critical to all the robotic and manipulation mechanisms that are used in current and future NASA missions, and are also needed for many other industrial, aeronautical, and space activities. There are many types of actuators that were designed to operate as linear or rotary motors, but there is still a need for low-force, low-noise linear actuators for specialized applications, and the disclosed mechanism addresses this need. A simpler implementation of a rotary actuator was developed where the end effector controls the motion of a brush for cleaning a thermal sensor. The mechanism uses a SMA (shape-memory alloy) wire for low force, and low noise. The linear implementation of the actuator incorporates a set of springs and mechanical hard-stops for resetting and fault tolerance to mechanical resistance. The actuator can be designed to work in a pull or push mode, or both. Depending on the volume envelope criteria, the actuator can be configured for scaling its volume down to 4 2 1 cm3. The actuator design has an inherent fault tolerance to mechanical resistance. The actuator has the flexibility of being designed for both linear and rotary motion. A specific configuration was designed and analyzed where fault-tolerant features have been implemented. In this configuration, an externally applied force larger than the design force does not damage the active components of the actuator. The actuator housing can be configured and produced using cost-effective methods such as injection molding, or alternatively, its components can be mounted directly on a small circuit board. The actuator is driven by a SMA -NiTi as a primary active element, and it requires energy on the order of 20 Ws(J) per cycle. Electrical connections to points A and B are used to apply electrical power in the resistive NiTi wire, causing a phase change that contracts the wire on the order of 5%. The actuation period is of the order of a second for generating the stroke, and 4 to 10 seconds for resetting. Thus, this design allows the actuator to work at a frequency of up to 0.1 Hz. The actuator does not make use of the whole range of motion of the SMA material, allowing for large margins on the mechanical parameters of the design. The efficiency of the actuator is of the order of 10%, including the margins. The average dissipated power while driving at full speed is of the order of 1 W, and can be scaled down linearly if the rate of cycling is reduced. This design produces an extremely quiet actuator; it can generate a force greater than 2 N and a stroke greater than 1 cm. The operational duration of SMA materials is of the order of millions of cycles with some reduced stroke over a wide temperature range up to 150 C.

Badescu, Mircea↗
NASA NTRS2004

Cosmic Ray Exposure Ages, Ar-Ar Ages, and the Origin and History of Eucrites

HED meteorites likely formed at different depths on the large asteroid 4-Vesta, but passed through Vesta-derived, km-sized intermediary bodies (Vestoids), before arriving at Earth. Most eucrites and diogenites (and all howardites) are brecciated, and impact heating disturbed or reset the K-Ar ages (and some Rb-Sr ages) of most eucrites in the time period of approx. 3.4 - 4.1 Gyr ago. Some basaltic eucrites and most cumulate eucrites, however, are not brecciated. We recently showed that the Ar-39 - Ar-40 ages for several of these eucrites tightly cluster about a value of 4.48 +/- 0.02 Gyr, and we argue that this time likely represents a single large impact event on Vesta, which ejected these objects from depth and quenched their temperatures. A different parent body has been suggested for cumulate eucrites, although the Ar-Ar ages argue for a common parent. Similarities in the cosmic-ray (space) exposure ages for basaltic eucrites and diogenites also have been used to infer a common parent body for some HEDs. Here we present CRE ages of several cumulate and unbrecciated basaltic (UB) eucrites and compare these with CRE ages of other HEDs. This comparison also has some interesting implications for the relative locations of various HED types on Vesta and/or the Vestoids.

Wakefield, Kelli↗
NASA NTRS1997

Solid-state Image Sensor with Focal-plane Digital Photon-counting Pixel Array

A solid-state focal-plane imaging system comprises an NxN array of high gain. low-noise unit cells. each unit cell being connected to a different one of photovoltaic detector diodes, one for each unit cell, interspersed in the array for ultra low level image detection and a plurality of digital counters coupled to the outputs of the unit cell by a multiplexer(either a separate counter for each unit cell or a row of N of counters time shared with N rows of digital counters). Each unit cell includes two self-biasing cascode amplifiers in cascade for a high charge-to-voltage conversion gain (greater than 1mV/e(-)) and an electronic switch to reset input capacitance to a reference potential in order to be able to discriminate detection of an incident photon by the photoelectron (e(-))generated in the detector diode at the input of the first cascode amplifier in order to count incident photons individually in a digital counter connected to the output of the second cascade amplifier. Reseting the input capacitance and initiating self-biasing of the amplifiers occurs every clock cycle of an integratng period to enable ultralow light level image detection by the may of photovoltaic detector diodes under such ultralow light level conditions that the photon flux will statistically provide only a single photon at a time incident on anyone detector diode during any clock cycle.

Fossum, Eric R.↗
NASA NTRS1983

Software simulator for multiple computer simulation system

A description is given of the structure and use of a computer program that simulates the operation of a parallel processor simulation system. The program is part of an investigation to determine algorithms that are suitable for simulating continous systems on a parallel processor configuration. The simulator is designed to accurately simulate the problem-solving phase of a simulation study. Care has been taken to ensure the integrity and correctness of data exchanges and to correctly sequence periods of computation and periods of data exchange. It is pointed out that the functions performed during a problem-setup phase or a reset phase are not simulated. In particular, there is no attempt to simulate the downloading process that loads object code into the local, transfer, and mapping memories of processing elements or the memories of the run control processor and the system control processor. The main program of the simulator carries out some problem-setup functions of the system control processor in that it requests the user to enter values for simulation system parameters and problem parameters. The method by which these values are transferred to the other processors, however, is not simulated.

Ogrady, E. P.↗