Engineering Papers⌕ Search

SEARCH · Engineering Papers

Results for “TbPS”

Search indexed NASA NTRS and DOE OSTI research on propulsion, heat transfer, battery materials and energy systems. Follow report and document links to the original sources.

Quote a phrase for an exact phrase match. Source license links do not imply unrestricted reuse.

Materials Data on TbPS by Materials Project

TbPS crystallizes in the orthorhombic Pnma space group. The structure is three-dimensional. there are two inequivalent Tb3+ sites. In the first Tb3+ site, Tb3+ is bonded in a 9-coordinate geometry to four equivalent P1- and five S2- atoms. There are two shorter (3.11 Å) and two longer (3.12 Å) Tb–P bond lengths. There are a spread of Tb–S bond distances ranging from 2.78–2.91 Å. In the second Tb3+ site, Tb3+ is bonded in a 9-coordinate geometry to four equivalent P1- and five S2- atoms. There are two shorter (2.92 Å) and two longer (3.11 Å) Tb–P bond lengths. There are a spread of Tb–S bond distances ranging from 2.75–2.86 Å. P1- is bonded in a distorted hexagonal planar geometry to four Tb3+ and two equivalent P1- atoms. There are one shorter (2.24 Å) and one longer (2.28 Å) P–P bond lengths. There are two inequivalent S2- sites. In the first S2- site, S2- is bonded in a 5-coordinate geometry to five Tb3+ atoms. In the second S2- site, S2- is bonded to five Tb3+ atoms to form a mixture of distorted edge and corner-sharing STb5 trigonal bipyramids.

36 MATERIALS SCIENCE↗

Real-time data reduction at 100 Tbps: Challenge and opportunity for AI-based data reduction for next-generation large-scale nuclear physics collider experiment

The modern large-scale nuclear physics (NP) experiments in high-energy particle colliders utilize streaming-readout electronics to digitize detector response at O(100) Tbps bandwidth. Prominent examples at Brookhaven National Lab (BNL) include the sPHENIX experiment at Relativistic Heavy Ion Collider (RHIC), which is under construction, and the experiments proposed for the Electron-Ion Collider (EIC), planned for the 2030s . One of the main challenges for these streaming readout systems is to manage the data rate with sufficient data reduction in real time so the end-data fit persistent storage for offline analysis, which is typically at O(1000) times smaller and O(100) Gbps. Such data reduction traditionally is achieved via real-time high level triggers, which select and save a small subset of collisions of interest. Although triggering is applicable to high energy collider experiments such as those at the Large Hardron Collider at CERN, it is insufficient for these nuclear physics experiments which study diverse collision topologies. And traditional triggering approach is inefficient to preserve the max information harvested from the operation of colliders that costs O(100)M per year to DOE. Meanwhile, in recent years, ML-based high-throughput data reduction has emerged as a promising approach to efficiently preserve max information for a given space of persistent storage, e.g. via AI data compression, feature extraction, and noise filtering.

72 PHYSICS OF ELEMENTARY PARTICLES AND FIELDS↗

Flat TBPS Integration Testing for the CMS Outer Tracker Upgrade

The upcoming High-Luminosity (HL) LHC will significantly increase luminosity, introducing more demanding operating conditions for the CMS detector. To meet these challenges, CMS is undergoing major upgrades, including a complete replacement of its tracking detector. This poster presents recent integration testing efforts conducted at Fermilab on the Flat Tracker Barrel with pixel-strip (PS) modules integration test stand, a subcomponent of the outer tracker located in the central barrel region. In this region, PS modules are mounted on structures that provide mechanical support and cooling, called planks. The testing focuses on validating the integrated system’s thermal and electrical performance. Results from these tests will be discussed, highlighting their importance for ensuring reliable tracker operation in the HL-LHC era.

Salazar Segovia, Itzelli [UC, Davis]↗

Quantum entanglement distribution coexisting with high-rate, broadband classical optical communications over a real-world fiber connecting remote, synchronized nodes

Compatibility with existing classical network infrastructure offers a scalable path towards deploying large-scale quantum networks. Here, we demonstrate O-band polarization-encoded quantum entanglement distribution over an installed 24.4-km fiber while coexisting with a state-of-the-art fully loaded C-band classical communications line system and a picosecond-level precision L-band synchronization signal. The classical system carries two 800-Gbps channels while the remainder of the C-band is filled with amplified spontaneous emission, as is standard for such state-of-the-art communications systems. We examine the spontaneous Raman scattering spectrum generated from this broadband C-band light and offer insights into wavelength allocation for O-band quantum channels. Optimal wavelength selection and narrow filtering enable well-preserved Bell state fidelity when coexisting with 21.4-dBm aggregate launch power across the C-band suitable for 36-Tbps transmission. To the best of our knowledge, this is the first implementation of entanglement-based quantum communications between two remote nodes coexisting with independent classical communications traffic. We demonstrate coexistence of quantum entanglement with ultra-high power levels and record classical bandwidth, offering promise for real-world entanglement-based networking integrated within high-capacity communications infrastructure.

Talcott, Gina M. [Northwestern U.] (ORCID:00000002↗

Mechanics and Cooling of the CMS Phase-II Tracker Barrel

The CMS upgrade for the High-Luminosity LHC (HL-LHC) era will allow for an incredibly high rate of data collection, to be used in the next generation of precision measurements and searches for beyond the standard model physics. A key element of this upgrade is the full replacement of the silicon strip tracker to enable level-1 triggering on track level primitives, produced by pixel-strip (PS) and strip-strip (2S) modules, tiled together to form the new detector. Mechanically supporting and cooling these modules is not trivial, as material budget in the tracker volume is highly constrained, and as the modules accrue radiation damage they risk becoming entirely non-functional if the silicon sensors are not sufficiently cooled. To address this, each region of the tracker has a bespoke solution for housing and cooling their modules, mostly depending on carbon-fiber and carbon-foam structures, with dual phase CO2 cooling. For the most central part of the tracker, the Flat Barrel with PS modules (Flat TBPS) covers the pseudorapidity range out to $|\eta|=0.4$, and the mechanical structures are manufactured, assembled, and tested entirely by Fermilab and UC Davis. This presentation will describe the intense design and testing requirements for these components, and how they will ensure strong performance of the tracker through the HL-LHC era.

Cosby, Christopher [Fermilab]↗

HTMT-class Latency Tolerant Parallel Architecture for Petaflops Scale Computation

Computational Aero Sciences and other numeric intensive computation disciplines demand computing throughputs substantially greater than the Teraflops scale systems only now becoming available. The related fields of fluids, structures, thermal, combustion, and dynamic controls are among the interdisciplinary areas that in combination with sufficient resolution and advanced adaptive techniques may force performance requirements towards Petaflops. This will be especially true for compute intensive models such as Navier-Stokes are or when such system models are only part of a larger design optimization computation involving many design points. Yet recent experience with conventional MPP configurations comprising commodity processing and memory components has shown that larger scale frequently results in higher programming difficulty and lower system efficiency. While important advances in system software and algorithms techniques have had some impact on efficiency and programmability for certain classes of problems, in general it is unlikely that software alone will resolve the challenges to higher scalability. As in the past, future generations of high-end computers may require a combination of hardware architecture and system software advances to enable efficient operation at a Petaflops level. The NASA led HTMT project has engaged the talents of a broad interdisciplinary team to develop a new strategy in high-end system architecture to deliver petaflops scale computing in the 2004/5 timeframe. The Hybrid-Technology, MultiThreaded parallel computer architecture incorporates several advanced technologies in combination with an innovative dynamic adaptive scheduling mechanism to provide unprecedented performance and efficiency within practical constraints of cost, complexity, and power consumption. The emerging superconductor Rapid Single Flux Quantum electronics can operate at 100 GHz (the record is 770 GHz) and one percent of the power required by convention semiconductor logic. Wave Division Multiplexing optical communications can approach a peak per fiber bandwidth of 1 Tbps and the new Data Vortex network topology employing this technology can connect tens of thousands of ports providing a bi-section bandwidth on the order of a Petabyte per second with latencies well below 100 nanoseconds, even under heavy loads. Processor-in-Memory (PIM) technology combines logic and memory on the same chip exposing the internal bandwidth of the memory row buffers at low latency. And holographic storage photorefractive storage technologies provide high-density memory with access a thousand times faster than conventional disk technologies. Together these technologies enable a new class of shared memory system architecture with a peak performance in the range of a Petaflops but size and power requirements comparable to today's largest Teraflops scale systems. To achieve high-sustained performance, HTMT combines an advanced multithreading processor architecture with a memory-driven coarse-grained latency management strategy called "percolation", yielding high efficiency while reducing the much of the parallel programming burden. This paper will present the basic system architecture characteristics made possible through this series of advanced technologies and then give a detailed description of the new percolation approach to runtime latency management.

Sterling, Thomas↗