Threshold logic - a synthesis approach.
Book on threshold logic for logical design of digital systems including threshold element synthesis by iteration, tabulation and network synthesis
NETWORK SYNTHESIS↗
SEARCH · Engineering Papers
Results for “THRESHOLD LOGIC”
Search indexed NASA NTRS and DOE OSTI research on propulsion, heat transfer, battery materials and energy systems. Follow report and document links to the original sources.
Quote a phrase for an exact phrase match. Source license links do not imply unrestricted reuse.
Frequency coded threshold logic unit for pattern recognition application
Frequency coded threshold logic unit for pattern recognition systems based on central nervous system
Hinks, D.↗
Threshold logic implementation of a modular computer system design
Threshold logic implementation for LSI design of modular computer system
Beinart, J. H.↗
Minimization and convexity in threshold logic.
Computer-implemented minimization techniques used to determine realizability of N-variable switching function with single threshold-element device
COMPUTER METHOD↗
Logic hazards in threshold networks.
Logic hazards detection in threshold gate networks, discussing hazard free network synthesis based on Boolean functions and tree method
Coates, C. L.↗
The stopper circuit - A controllable threshold circuit for all-magnetic logic.
Controllable threshold circuit using interconnection simple toroids for all-magnetic logic to select signal paths
SIGNAL DISCRIMINATOR↗
Implementing neural nets with programmable logic
Networks of Boolean programmable logic modules are presented as one purely digital class of artificial neural nets. The approach contrasts with the continuous analog framework usually suggested. Programmable logic networks are capable of handling many neural-net applications. They avoid some of the limitations of threshold logic networks and present distinct opportunities. The network nodes are called dynamically programmable logic modules. They can be implemented with digitally controlled demultiplexers. Each node performs a Boolean function of its inputs which can be dynamically assigned. The overall network is therefore a combinational circuit and its outputs are Boolean global functions of the network's input variables. The approach offers definite advantages for VLSI implementation, namely, a regular architecture with limited connectivity, simplicity of the control machinery, natural modularity, and the support of a mature technology.
Vidal, Jacques J.↗
A 32-bit Ultrafast Parallel Correlator using Resonant Tunneling Devices
An ultrafast 32-bit pipeline correlator has been implemented using resonant tunneling diodes (RTD) and hetero-junction bipolar transistors (HBT). The negative differential resistance (NDR) characteristics of RTD's is the basis of logic gates with the self-latching property that eliminates pipeline area and delay overheads which limit throughput in conventional technologies. The circuit topology also allows threshold logic functions such as minority/majority to be implemented in a compact manner resulting in reduction of the overall complexity and delay of arbitrary logic circuits. The parallel correlator is an essential component in code division multi-access (CDMA) transceivers used for the continuous calculation of correlation between an incoming data stream and a PN sequence. Simulation results show that a nano-pipelined correlator can provide and effective throughput of one 32-bit correlation every 100 picoseconds, using minimal hardware, with a power dissipation of 1.5 watts. RTD plus HBT based logic gates have been fabricated and the RTD plus HBT based correlator is compared with state of the art complementary metal oxide semiconductor (CMOS) implementations.
Kulkarni, Shriram↗
Pulse height analyzer and associated threshold detection and logic circuitry for general satellite application
Scientific satellites pulse height analyzer and associated threshold detection and logic circuitry
Cancro, C. A.↗
An adaptive threshold gate using a tunnel diode memory.
Five input adaptive threshold logic gate using tunnel diode analog memory
Bargainer, J. D., Jr.↗
Realization of sequential machines with threshold elements.
Algorithm for assigning binary codes to inputs, internal states and outputs for sequential machines by threshold logic
Coates, C. L.↗
An improved generalized inverse algorithm for linear inequalities and its applications
Generalized iterative inverse algorithm for linear inequalities set involved in pattern recognition and threshold logic requiring decision functions determination
Geary, L. C.↗
High voltage solid-state relay
Hybrid microelectronics relay has characteristics significantly superior to conventional solid state relays. Relay provides 2500 Vdc input to output isolation and operates from high threshold logic signal to switch load of 400 Vdc at 2 mA. Technology should be of interest to manufacturers of discrete components.
Sater, B. L.↗
Sensitivity of feedforward neural networks to weight errors
An analysis is made of the sensitivity of feedforward layered networks of Adaline elements (threshold logic units) to weight errors. An approximation is derived which expresses the probability of error for an output neuron of a large network (a network with many neurons per layer) as a function of the percentage change in the weights. As would be expected, the probability of error increases with the number of layers in the network and with the percentage change in the weights. The probability of error is essentially independent of the number of weights per neuron and of the number of neurons per layer, as long as these numbers are large (on the order of 100 or more).
Stevenson, Maryhelen↗
Fuzzy set methods for object recognition in space applications
During the reporting period, the development of the theory and application of methodologies for decision making under uncertainty was addressed. Two subreports are included; the first on properties of general hybrid operators, while the second considers some new research on generalized threshold logic units. In the first part, the properties of the additive gamma-model, where the intersection part is first considered to be the product of the input values and the union part is obtained by an extension of De Morgan's law to fuzzy sets, is explored. Then the Yager's class of union and intersection is used in the additive gamma-model. The inputs are weighted to some power that represents their importance and thus their contribution to the compensation process. In the second part, the extension of binary logic synthesis methods to multiple valued logic synthesis methods to enable the synthesis of decision networks when the input/output variables are not binary is discussed.
Keller, James M.↗
Comparison of dynamic and threshold restorers
Comparison of adaptive restoring circuits and threshold voter logic circuits for reliability evaluation
LOGIC CIRCUIT↗
Iterative synthesis of threshold functions.
Iterative procedure for determining linear separability of Boolean function and threshold functions for logical switching circuit design
SWITCHING CIRCUIT↗
The response of the Seasat and Magsat infrared horizon scanners to cold clouds
Cold clouds over the Earth are shown to be the principal cause of pitch and roll measurement noise in flight data from the infrared horizon scanners onboard Seasat and Magsat. The observed effects of clouds on the fixed threshold horizon detection logic of the Magsat scanner and on the variable threshold detection logic of the Seasat scanner are discussed. National Oceanic and Atmospheric Administration (NOAA) Earth photographs marked with the scanner ground trace clearly confirm the relationship between measurement errors and Earth clouds. A one to one correspondence can be seen between excursion in the pitch and roll data and cloud crossings. The characteristics of the cloud-induced noise are discussed, and the response of the satellite control systems to the cloud errors is described. Changes to the horizon scanner designs that would reduce the effects of clouds are noted.
Bilanow, S.↗