Design and Implementation of an Intelligent End-to-End Network QoS System
N/A
30 DIRECT ENERGY CONVERSION↗
SEARCH · Engineering Papers
Results for “QoS systems”
Search indexed NASA NTRS and DOE OSTI research on propulsion, heat transfer, battery materials and energy systems. Follow report and document links to the original sources.
Quote a phrase for an exact phrase match. Source license links do not imply unrestricted reuse.
Can I/O Variability Be Reduced on QoS-Less HPC Storage Systems?
For a production high-performance computing (HPC) system, where storage devices are shared between multiple applications and managed in a best effort manner, I/O contention is often a major problem. In this paper, we propose a balanced messaging-based re-routing in conjunction with throttling at the middleware level. This work tackles two key challenges that have not been fully resolved in the past: whether I/O variability can be reduced on a QoS-less HPC storage system, and how to design a runtime scheduling system that can scale up to a large amount of cores. The proposed scheme uses a two-level messaging system to re-route I/O requests to a less congested storage location so that write performance is improved, while limiting the impact on read by throttling re-routing. An analytical model is derived to guide the setup of optimal throttling factor. We thoroughly analyze the virtual messaging layer overhead and explore whether the in-transit buffering is effective in managing I/O variability. Contrary to the intuition, in-transit buffer cannot completely solve the problem. It can reduce the absolute variability but not the relative variability. The proposed scheme is verified against a synthetic benchmark as well as being used by production applications.
Huang, Dan↗
Cache Energy Optimization Techniques For Modern Processors
Modern multicore processors are employing large last-level caches, for example Intel's E7-8800 processor uses 24MB L3 cache. Further, with each CMOS technology generation, leakage energy has been dramatically increasing and hence, leakage energy is expected to become a major source of energy dissipation, especially in last-level caches (LLCs). The conventional schemes of cache energy saving either aim at saving dynamic energy or are based on properties specific to first-level caches, and thus these schemes have limited utility for last-level caches. Further, several other techniques require offline profiling or per-application tuning and hence are not suitable for product systems. In this book, we present novel cache leakage energy saving schemes for single-core and multicore systems; desktop, QoS, real-time and server systems. Also, we present cache energy saving techniques for caches designed with both conventional SRAM devices and emerging non-volatile devices such as STT-RAM (spin-torque transfer RAM). We present software-controlled, hardware-assisted techniques which use dynamic cache reconfiguration to configure the cache to the most energy efficient configuration while keeping the performance loss bounded. To profile and test a large number of potential configurations, we utilize low-overhead, micro-architecture components, which can be easily integrated into modern processor chips. We adopt a system-wide approach to save energy to ensure that cache reconfiguration does not increase energy consumption of other components of the processor. We have compared our techniques with state-of-the-art techniques and have found that our techniques outperform them in terms of energy efficiency and other relevant metrics. The techniques presented in this book have important applications in improving energy-efficiency of higher-end embedded, desktop, QoS, real-time, server processors and multitasking systems. This book is intended to be a valuable guide for both newcomers and veterans in the field of cache power management. It will help graduate students, CAD tool developers and designers in understanding the need of energy efficiency in modern computing systems. Further, it will be useful for researchers in gaining insights into algorithms and techniques for micro-architectural and system-level energy optimization using dynamic cache reconfiguration. We sincerely believe that the ``food for thought'' presented in this book will inspire the readers to develop even better ideas for designing ``green'' processors of tomorrow.
Cache energy saving↗
What are the Impacts on the HVAC System when it Provides Frequency Regulation? – A Comprehensive Case Study with a Multi-Zone Variable Air Volume (VAV) System
Heating, ventilation, and air-conditioning (HVAC) systems in commercial buildings have proven to be a great asset for providing secondary frequency regulation (FR) service to the power grid. However, how the provision of FR service affects the HVAC system Quality of Service (QOS) is still largely unknown. In particular, there exists a controversy regarding the energy efficiency impact. This paper investigates how a HVAC system performance and its associated controls are impacted during and after the FR service. For the assessment, we developed a dynamic Modelica-based medium office building model as a virtual testbed with the Air Handling Unit (AHU) fans providing the FR service. Different regulation capacities (demand levels) and standard test signals under various load profiles in the U.S. are considered. The results show that FR has little or no impact on the HVAC operation and occupant thermal comfort while the building is providing the service if an appropriate regulation capacity is pre-determined. However, if the regulation capacity is overestimated, the quality of the FR service provided by the HVAC system and the HVAC energy efficiency will be affected due to the equipment operating constraints. In addition, the AHU supply air temperature fluctuates, and the controller cannot maintain the desired setpoint as the FR magnitude is increased. After the FR service time, the system takes a certain period to return to normal operation. The recovery period extends with the increase in the FR magnitude. For this case study, there exists a control conflict between the FR control and the existing HVAC control (from ASHRAE Guideline 36-2018) during high load conditions, causing the fan speed to saturate. The fan power consumption could increase significantly; up to 77% increase compared to the baseline was observed. This case study demonstrates that the HVAC system controls need to be enhanced and adapted to minimize the interaction between the FR controller and the indoor environmental controls in order to preserve the HVAC system QOS while (during and after) providing satisfactory FR service.
Lu, Xing↗
Systems and methods for quality of service (QoS) based management of bottlenecks and flows in networks
Techniques based on the Theory of Bottleneck Ordering can reveal the bottleneck structure of a network, and the Theory of Flow ordering can take advantage of the revealed bottleneck structure to manage and configure network flows so as to improve the overall network performance. These two techniques provide insights into the inherent topological properties of a network at least in three areas: (1) identification of the regions of influence of each bottleneck; (2) the order in which bottlenecks (and flows traversing them) may converge to their steady state transmission rates in distributed congestion control algorithms; and (3) the design of optimized traffic engineering policies.
97 MATHEMATICS AND COMPUTING↗
Priority-BF: A Task Manager for Priority-Based Scheduling
The increasing demand for computational resources, particularly in High-Performance Computing environments, necessitates to rethink how we handle job scheduling strategies. This work addresses the challenge of managing concurrent jobs with differing priorities on overloaded parallel systems, where strict QoS constraints are often difficult for users to define. Our solution relies on a qualitative description of priorities and pulls from two key approaches: the Easy-BF algorithm and the Conservative Backfilling algorithms. This solution improves the response time for high-priority jobs by 50% without affecting the overall system utilization. We show its applicability in several critical scenarios such as High-Performance Computing (HPC) resource management and in-situ computing.
Gainaru, Ana [ORNL]↗
Best Practices for Grid Communications
As the grid evolves, the communications architecture will need to evolve with it. That architecture affords a structured means by which the evolving complexities of the modern electric grid can be managed. This document provides best practices that can be implemented in the grid of today and evolve towards the grid and grid architecture of the future. The evolving grid and its control communications increasingly rely on commercial communications providers and a variety of technologies, from wireless (e.g., 5G, microwave, Wi-Fi) to wireline (fiber, copper) to radio communications (P25, other repeater-based systems), and all these communications systems rely on electric power. A reliable and resilient grid must account for this complex set of interdependencies in its planning activities, especially those involving restoration and recovery. The participation of all relevant parties in both planning and exercising of plans can prevent unexpected conditions that impede the reliable operation and recovery of the grid. Best practices for grid communications include using a Network Management System to document the operational state, define and monitor baselines, detect changes, and accelerate response to abnormalities. If transitioning from SONET to IP/packet-based systems, translating grid requirements into communications requirements for latency, bandwidth and throughput, IP packet delay variation, packet loss, and availability should inform and drive technology planning and selection as well as that communication system’s Quality of Service (QoS) policies and Service Level Agreements (SLAs). Secure and reliable timing is another key component of a reliable and resilient grid that can operate through adverse events. A trusted internal NTP configuration, an integrated and diverse timing delivery system, optimizing the timing architecture based on the transport technologies of the communications system, and using established standards can deliver the level of timing accuracy required by a range of time-sensitive power system applications.
24 POWER TRANSMISSION AND DISTRIBUTION↗
Design-Technology Co-Optimization for NVM-based Neuromorphic Processing Elements
An emerging use-case of machine learning (ML) is to train a model on a high-performance system and deploy the trained model on energy-constrained embedded systems. Neuromorphic hardware platforms, which operate on principles of the biological brain, can significantly lower the energy overhead of a machine learning inference task, making these platforms an attractive solution for embedded ML systems. In this paper, we present a design-technology tradeoff analysis to implement such inference tasks on the processing elements (PEs) of a Non-Volatile Memory (NVM)-based neuromorphic hardware. Through detailed circuit-level simulations at scaled process technology nodes, we show the negative impact of technology scaling on the information-processing latency, which impacts the quality-of-service (QoS) of an embedded ML system. At a finer granularity, the latency inside a PE depends on 1) the delay introduced by parasitic components on its current paths, and 2) the varying delay to sense different resistance states of its NVM cells. Based on these two observations, we make the following three contributions. First, on the technology front, we propose an optimization scheme where the NVM resistance state that takes the longest time to sense is set on current paths having the least delay, and vice versa, reducing the average PE latency, which improves the QoS. Second, on the architecture front, we introduce isolation transistors within each PE to partition it into regions that can be individually power-gated, reducing both latency and energy. Finally, on the system-software front, we propose a mechanism to leverage the proposed technological and architectural enhancements when implementing a machine-learning inference task on neuromorphic PEs of the hardware. Evaluations with a recent neuromorphic hardware architecture show that our proposed design-technology co-optimization approach improves both performance and energy efficiency of machine-learning inference tasks without incurring high cost-per-bit.
42 ENGINEERING↗
Interpretable Models for Workflow Differentiation in High-Performance Scientific Networks
Scientific workflows in high-performance networks spawn hundreds of interdependent flows that must be managed collectively—yet existing network classifiers treat each flow in isolation, leading to fragmented QoS decisions and missed interflow patterns. We present a novel traffic classification solution that operates at the workflow level, distinguishing entire filetransfer operations from streaming analytics by capturing how concurrent flows interact and burst together. We introduce a workflow identification window (WIW) that ingests raw packet headers from parallel flows into unified tensors, preserving the spatial-temporal patterns that differentiate scientific workflows. This approach achieves 98.7% accuracy using CNN, LSTM, and hybrid architectures, while maintaining 84% accuracy on production traffic collected a week later—demonstrating robustness to temporal drift. By integrating SHAP and GradCAM explainability, we reveal that early-packet timing patterns and cross-flow correlations drive classification decisions, providing operators with interpretable insights. Our system enables coherent workflow-level QoS enforcement and dynamic bandwidth allocation in scientific networks, eliminating manual per-flow configuration while maintaining classification latency at millisecond level.
Giannakou, Anna [LBL, Berkeley]↗
QoS aware balancing in data centers
One embodiment of the present invention provides a system for balancing loads between two physical resources. During operation, for each physical resource, the system establishes resource-usage models for a plurality of jobs that share the physical resource, identifies quality-of-service (QoS) levels associated with the jobs, and computes a QoS balance point for the physical resource based on the resource-usage models and the QoS ratings. The QoS balance point indicates a rating of QoS, above which substantial resource provisioning is required. In response to detecting a difference between a first QoS balance point associated with a first physical resource and a second QoS balance point associated with a second physical resource, the system identifies one or more jobs to be moved between the first and second physical resources such that the difference between the first and the second QoS balance points is reduced.
Greene, Daniel H.↗
Indicator-directed Dynamic Power Management for Iterative Workloads on GPU-Accelerated Systems
Modern high-performance and warehouse computing centers show strong interest in minimizing system power consumption while satisfying customers’ quality of service (QoS). Dynamic voltage and frequency scaling (DVFS) is effective for achieving this goal. Nevertheless, automating the process online and making it transparent to users must address three major challenges: (1) Complexity — today’s hardware components (e.g., CPUs, GPUs, memory, network, etc.) can be configured in several or dozens of frequency/voltage states for satisfying divergent system demands. Given their combination and the emergence of heterogeneity, searching the optimal configuration in the design space online can be timing consuming. (2) QoS guarantee — user-defined objectives such as power constraint and performance target must be monitored, predicted and ensured at the best effort. (3) Adaptability — various known and unknown workloads run on systems. Workloads characteristics should be quickly determined and configurations dynamically adjusted in accord with workloads and QoS. In this work, we focus on applications exhibiting an interesting feature – iterative or periodic, which is common among conventional HPC and emerging machine learning workloads. We propose an online dynamic power-performance (ODPP) management framework to dynamically adjust GPU DVFS configurations to meet performance and power objectives and constraints, without any code annotation or intrusion. Particularly, ODPP extracts the performance and power indicators for applications from their resources utilization profiles in a short episode. It further automatically constructs an accurate model that infers from the indicators how the application's performance and power vary with GPU core and memory frequencies. Aided with the model, for both seen and unseen applications, ODPP can quickly determine the most appropriate DVFS configuration for their execution. We evaluate ODPP on an NVIDIA GPU using multiple exascale computing (ECP) and deep learning applications.
Zou, Pengfei↗
Quantum oscillations in a bilayer with broken mirror symmetry: A minimal model for YBa 2 Cu 3 O 6 + δ
Using an exact numerical solution and semiclassical analysis, we investigate quantum oscillations (QOs) in a model of a bilayer system with an anisotropic (elliptical) electron pocket in each plane. Key features of QO experiments in the high temperature superconducting cuprate YBCO can be reproduced by such a model, in particular the pattern of oscillation frequencies (which reflect “magnetic breakdown” between the two pockets) and the polar and azimuthal angular dependence of the oscillation amplitudes. However, the requisite magnetic breakdown is possible only under the assumption that the horizontal mirror plane symmetry is spontaneously broken and that the bilayer tunneling t ⊥ is substantially renormalized from its ‘bare’ value. Lastly, under the assumption that t ⊥ = $\sim\atop{Z}_t$ $(0)\atop{⊥}$, where $\sim\atop{Z}$ is a measure of the quasiparticle weight, this suggests that $\sim\atop{Z}$ ≲ 1/20. Detailed comparisons with new YBa 2 Cu 3 O 6.58 QO data, taken over a very broad range of magnetic field, confirm specific predictions made by the breakdown scenario.
36 MATERIALS SCIENCE↗
Reconfigurable Network Slicing Orchestration in Network Function Virtualization Compatible Operational Technology Environment
The ongoing transition to Industry 4.0, which is characterized by increased inter-connectivity of cyber-physical systems, requires having time-sensitive, high throughput, and secure transfer of critical data in industrial sites. In this context, network slicing emerges as a critical tool to ensure timely data delivery by provisioning the network resources to cater to specific applications’ requirements and mitigating potential cyber attacks. To address these challenges, this paper aims to tackle two key questions essential for the successful implementation of network slicing in industrial environments. First, it investigates architectural considerations for developing a network infrastructure capable of supporting network slicing functionalities effectively. The proposed approach significantly improves deployment efficiency over traditional manual configurations. Second, it delves into the automated orchestration process, elucidating the steps and components involved in transitioning from a static network management approach to dynamically leverage network function virtualization schemes for creating network slices in ad-hoc manner. The system demonstrates high throughput suitable for production-level solutions and maintains exceptionally low latency, making it ideal for ultra-reliable low-latency communications. Even with increased network demands, the system remains stable, with effective Quality of Service (QoS) management, ensuring reliable performance under varying conditions. The proposed architecture outlines the necessary components, services, and communication protocols required for a production-level orchestrator for network segmentation in SCADA environments.
Rodiles Delgado, Brian G.↗
QoS-aware edge AI placement and scheduling with multiple implementations in FaaS-based edge computing
Resource constraints on the computing continuum require that we make smart decisions for serving AI-based services at the network edge. AI-based services typically have multiple implementations (e.g., image classification implementations include SqueezeNet, DenseNet, and others) with varying trade-offs (e.g., latency and accuracy). The question then is how should AI-based services be placed across Function-as-a-Service (FaaS) based edge computing systems in order to maximize total Quality-of-Service (QoS). To address this question, we propose a problem that jointly aims to solve (i) edge AI service placement and (ii) request scheduling. These are done across two time-scales (one for placement and one for scheduling). Here we first cast the problem as an integer linear program. We then decompose the problem into separate placement and scheduling subproblems and prove that both are NP-hard. We then propose a novel placement algorithm that places services while considering device-to-device communication across edge clouds to offload requests to one another. Our results show that the proposed placement algorithm is able to outperform a state-of-the-art placement algorithm for AI-based services, and other baseline heuristics, with regard to maximizing total QoS. Additionally, we present a federated learning-based framework, FLIES, to predict the future incoming service requests and their QoS requirements. Our results also show that our FLIES algorithm is able to outperform a standard decentralized learning baseline for predicting incoming requests and show comparable predictive performance when compared to centralized training.
97 MATHEMATICS AND COMPUTING↗
Improving the Effectiveness of Burst Buffers for Big Data Processing in HPC Systems with Eley
Here, burst buffer is an effective solution for reducing the data transfer time and the I/O interference in HPC systems. Extending Burst Buffers (BBs) to handle Big Data applications is challenging because BBs must account for the large data inputs of Big Data applications and the Quality-of-Service (QoS) of HPC applications which are considered as first-class citizens in HPC systems. Existing BBs focus on only intermediate data of Big Data applications and incur a high performance degradation of both Big Data and HPC applications. We present Eley , a burst buffer solution that helps to accelerate the performance of Big Data applications while guaranteeing the QoS of HPC applications. To achieve this goal, Eley embraces interference-aware prefetching technique that makes reading data input faster while introducing low interference for HPC applications. Evaluations using a wide range of Big Data and HPC applications demonstrate that Eley improves the performance of Big Data applications by up to 30% compared to existing BBs while maintaining the QoS of HPC applications.
97 MATHEMATICS AND COMPUTING↗
A global R&D storage platform implementing distributed Quality of Service [PowerPoint]
The objectives of the program include: Provide facility R&D to match software R&D; Providing a federated system for the optimization of the various storage types (QoS) and reduction of the required manpower to operate storage; and, ''Data lake'': Hiding complexity behind common interfaces and leave it to the distributed lake infrastructure to solve those issues, being: Transpareent change of storage technologies (time, price); and, Data available for low latency access when needed (staging) and safely archived if configured (Long term archive).
43 PARTICLE ACCELERATORS↗
Asynchronous Object Storage with QoS for Scientific and Commercial Big Data
This paper presents our design for an asynchronous object storage system intended for use in scientific and commercial big data workloads. Use cases from the target workload do- mains are used to motivate the key abstractions used in the application programming interface (API). The architecture of the Scalable Object Store (SOS), a prototype object stor- age system that supports the API s facilities, is presented. The SOS serves as a vehicle for future research into scalable and resilient big data object storage. We briefly review our research into providing efficient storage servers capable of providing quality of service (QoS) contracts relevant for big data use cases.
Cloud Storage↗
dCache project status and update
The dCache project delivers an open-source, massively scalable, distributed storage system deployed internationally to satisfy today’s scientists’ ever-demanding storage requirements. Its multifaceted approach supports different use cases with the same storage, from high throughput data ingest, data sharing over wide area networks, efficient access from HPC clusters, and longterm data persistence on tertiary storage. Even though dCache was initially developed for HEP experiments, today, it is used by various scientific communities, including astrophysics, biomed, and life science, each with their specific requirements. To match the needs of these new communities and keep up with the scaling demands of existing experiments, dCache is permanently evolving. With this contribution, we would like to highlight the recent developments in dCache regarding integration with CERN Tape Archive (CTA), advanced metadata handling, token-based authorization support, bulk API for QoS transitions, REST API to control interaction with the tape system, and future development directions.
Mkrtchyan, Tigran [DESY]↗