ProfileSR-GAN: A GAN Based Super-Resolution Method for Generating High-Resolution Load Profiles
Not provided.
SEARCH · Engineering Papers
Search indexed NASA NTRS and DOE OSTI research on propulsion, heat transfer, battery materials and energy systems. Follow report and document links to the original sources.
Quote a phrase for an exact phrase match. Source license links do not imply unrestricted reuse.
Not provided.
This Letter reports the performance of vertical GaN-on-GaN p–n diodes with etch-then-regrown p-GaN after exposure to a simulated Venus environment (460 °C, ∼94 bar, containing CO2/N2/SO2 etc., atmosphere) for over 10 days, and compared them to the performance of GaN p–n diodes without the etch-then-regrow process. After the above-mentioned Venus test, temperature-dependent I–V and microscopy investigation were conducted to study the robustness of etch-then-regrow p-GaN and vertical GaN p–n diodes under harsh environments and operation up to 500 °C. p-electrode degradation is found to be the main issue of the device's performance. This is the highest temperature at which such characterization has been conducted for vertical GaN p–n diodes, therefore establishing a critical reference for the development of p-GaN regrown and vertical GaN-based electronics for extreme environments.
This paper reviews the near-equilibrium ammonothermal (NEAT) growth of bulk gallium nitride (GaN) crystals and reports the evaluation of 2″ GaN substrates and 100 mmbulk GaN crystal grown in our pilot production reactor. Recent progress in oxygen reduction enabled growing NEAT GaN substrates with lower residual oxygen, coloration, and optical absorption. The oxygen concentration was approximately 2 × 1018 cm−2, and the optical absorption coefficient was 1.3 cm−1 at 450 nm. Maps of full-width half maximum (FWHM) of X-ray diffraction rocking curveswere generated for grown crystals and finished wafers. The X-ray rocking curve maps confirmed high-quality and uniform microstructure across the entire surface of the bulk crystals and substrates. The average FWHM of the 50 best bulk crystals from the recent batch was 28 ± 4 arcsec for the 002 diffraction and 34 ± 5 arcsec for the 201 diffraction, with an average radius of curvature of 20 m. X-ray topography measured on both sides of the bulk crystals implied that the density of dislocations wasreduced by one order of magnitude during the NEAT growth. A typical NEAT GaN substrate shows dislocation density of about 2 × 105 cm−2.
Fabricating a regrown GaN p-n junction includes depositing a n-GaN layer on a substrate including n + -GaN, etching a surface of the n-GaN layer to yield an etched surface, depositing a p-GaN layer on the etched surface, etching a portion of the n-GaN layer and a portion of the p-GaN layer to yield a mesa opposite the substrate, and passivating a portion of the p-GaN layer around an edge of the mesa. The regrown GaN p-n junction is defined at an interface between the n-GaN layer and the p-GaN layer. The regrown GaN p-n junction includes a substrate, a n-GaN layer on the substrate having an etched surface, a p-GaN layer on the etched surface, a mesa defined by an etched portion of the n-GaN layer and an etched portion of the p-GaN layer, and a passivated portion of the p-GaN layer around an edge of the mesa.
Fabricating a vertical-channel junction field-effect transistor includes forming an unintentionally doped GaN layer on a bulk GaN layer by metalorganic chemical vapor deposition, forming a Cr/SiO 2 hard mask on the unintentionally doped GaN layer, patterning a fin by electron beam lithography, defining the Cr and SiO 2 hard masks by reactive ion etching, improving a regrowth surface with inductively coupled plasma etching, removing hard mask residuals, regrowing a p-GaN layer, selectively etching the p-GaN layer, forming gate electrodes by electron beam evaporation, and forming source and drain electrodes by electron beam evaporation. The resulting vertical-channel junction field-effect transistor includes a doped GaN layer, an unintentionally doped GaN layer on the doped GaN layer, and a p-GaN regrowth layer on the unintentionally doped GaN layer. Portions of the p-GaN regrowth layer are separated by a vertical channel of the unintentionally doped GaN layer.
This paper presents a deep-learning framework, Multi-load Generative Adversarial Network (MultiLoad-GAN), for generating a group of synthetic load profiles (SLPs) simultaneously. The main contribution of MultiLoad-GAN is the capture of spatial-temporal correlations among a group of loads that are served by the same distribution transformer. This enables the generation of a large amount of correlated SLPs required for microgrid and distribution system studies. Here, the novelty and uniqueness of the MultiLoad-GAN framework are three-fold. First, to the best of our knowledge, this is the first method for generating a group of load profiles bearing realistic spatial- temporal correlations simultaneously. Second, two complementary realisticness metrics for evaluating generated load profiles are developed: computing statistics based on domain knowledge and comparing high-level features via a deep-learning classifier. Third, to tackle data scarcity, a novel iterative data augmentation mechanism is developed to generate training samples for enhancing the training of both the classifier and the MultiLoad-GAN model. Simulation results show that MultiLoad- GAN can generate more realistic load profiles than existing approaches, especially in group level characteristics. With little finetuning, MultiLoad-GAN can be readily extended to generate a group of load or PV profiles for a feeder or a service area.
GaN-based solar cells with InGaN multiple quantum wells (MQWs) are promising devices for application in space environment, concentrator solar systems, wireless power transmission and multi-junction solar cells. It is therefore important to understand their degradation kinetics when submitted to high-temperature and high-intensity stress. We submitted three samples of GaN-InGaN MQW solar cells with p-AlGaN electron-blocking-layer with different thickness of the p-GaN layer to constant power stress at 310 W/cm 2 , 175 °C for several hundred hours. The main degradation modes are a reduction of open-circuit voltage, short-circuit current, external quantum efficiency, power conversion efficiency and electroluminescence. In particular, we observed that a thinner p-GaN layer results in a stronger degradation observed on the cell operating parameters. The analysis of the dark I-V characteristics showed an increase in low-forward bias current and the analysis of electroluminescence showed a decrease in the electroluminescene emitted by the (forward biased) cell, as a consequence of stress. This work highlights that the cause of degradation is possibly related to a diffusion mechanism, which results in an increase of defect density in the active region. Finally, the impurities involved in the diffusion processes possibly originate from the p-side of the devices, therefore a thicker p-GaN layer reduces the amount of defects reaching the active region.
Traditional mesa terminations require precise angle design to reduce the electric field at the edge and surface treatment to reduce etch damage. Otherwise, the device usually suffers a premature breakdown. This work proposes the use of easy-to-implement hydrogen plasma treatment to solve the premature breakdown caused by mesa and demonstrates the avalanche capability in GaN-on-GaN p-i-n diodes. The breakdown electric field when the avalanche occurred was ∼2.3 MV/cm at room temperature for a GaN drift layer with a doping concentration of ∼7 × 1015 cm−3, which is consistent with the theoretical value. The temperature coefficient of the avalanche breakdown voltage of the devices was 4.64–4.85 × 10−4 K−1. This work shows a simple and effective approach to achieve avalanche capability in vertical GaN power devices, which can serve as an important reference for the future development of efficient and robust GaN power electronics.
Devices based on gallium nitride (GaN) have great potential for high power switching applications due to the high breakdown field and high electron mobility. In this work, we present a vertical GaN-on-GaN PN power diode using high dielectric constant material, BaTiO3, for electrical field management and high breakdown voltages, in together with an optimized guard-ring and field plate design. Numerical simulation shows that with high-k dielectrics implemented, the peak electrical field at the PN interface is mitigated from 3.5 to 3.1 MV/cm under a reverse bias of −9.05 kV. The device design with BaTiO3 shows a breakdown voltage of 9.65 kV or about 600 V improvement. The fabricated diodes with a 57 μm thick drift layer demonstrate a breakdown voltage of 7.86 kV on a bulk GaN substrate. The device has an on-resistance of 2.8 mΩ cm2 and a Baliga figure of merit of 22 GW/cm2.
The large polarization barriers between the quantum wells and quantum barriers in long-wavelength GaN-based light-emitting diodes (LEDs) inhibit their performance by requiring excess driving voltages to reach standard operating current densities. Lateral injection of carriers directly into quantum wells is required to circumvent this issue. V-defects are naturally occurring inverted hexagonal defects with semipolar {$10\bar{1}1$}-plane sidewalls generated on surface depressions from threading dislocations. LEDs engineered to intentionally generate V-defects below the active region of the LED can achieve lateral carrier injection through the V-defect sidewalls and have already been able to demonstrate world record wall-plug efficiencies for LEDs in the green-red wavelengths. V-defects can be enlarged during kinetically limited growth where the growth rate of the c-plane GaN is faster than that of their sidewalls, leaving them unfilled. We report on the metal organic chemical vapor deposition growth conditions required to fill in V-defects with p-GaN during epitaxial growth of the LED post the active region. Circular transmission length measurements of Pd/Au contacts processed on p-GaN surfaces with various amounts of unfilled V-defects showed no significant difference in their sheet resistance and specific contact resistance. J–V measurements of LEDs grown with varying unfilled V-defect densities showed no significant difference in the forward bias regime. However, in the reverse bias regime, catastrophic breakdown occurred at markedly lower voltages for samples with larger unfilled V-defect densities. This suggests that unfilled V-defects may act as hotspots for device failure, and planarizing LED surfaces may help prevent early degradation of LED devices.
Explore the source record for details and available documents.
Explore the source record for details and available documents.
Using electron emission spectroscopy, measurement and analysis were conducted on the energy distribution of vacuum emitted electrons from electrically driven InGaN/GaN green (peak wavelengths 𝜆 ≈ 515nm) light-emitting diodes (LEDs) with and without a prewell superlattice (SL). Here, we report on the detection of a high-energy upper valley at ∼ 1.7eV above the Γ valley from samples with no prewell SL. We propose that these upper valley electrons originate predominantly from trap-assisted Auger recombination (TAAR) in green LEDs, as the intensity of these peaks is found to have quadratic dependence on the carrier density 𝑛 [see Espenlaub et al., J. Appl. Phys. 126, 184502 (2019)]. The high-energy upper valley peak was not observed in the sample with a prewell SL which is attributed to gettering by the prewell SL of still unidentified impurities that act as TAAR centers.
Abstract not provided.
Explore the source record for details and available documents.
Explore the source record for details and available documents.
GaN vertical power transistors have emerged as promising candidates for future high efficiency high power electronic applications, with the potential to outperform conventional GaN lateral power devices in terms of power, breakdown, and avalanche characteristics. However, the development of current GaN vertical power transistors is seriously hindered by the poor materials performance of selective area doped p-n junctions. A mechanistic understanding of these fundamental materials issues is essential in order to achieve high performance selective area doped p-n junctions and consequently to advance the GaN vertical power transistor technology. To address this challenge, we carried out a comprehensive research program that advance fundamental knowledge in the selective area doping for GaN materials, and which will lead to the development of high performance GaN vertical power transistors. First, we developed innovative fabrication processes, including novel surface etching, surface passivation, and metalorganic chemical vapor deposition (MOCVD) growth, which provided enhanced opportunities for solving the unique challenges of selective area doping in GaN materials. Second, we performed a fundamental materials study using powerful characterization methods including transmission electron microscopy (TEM), ultraviolet (UV-), x-ray and angle-resolved photoelectron spectroscopy (UPS/XPS/ARPES), electron holography, and cathodoluminescence (CL); Third, we investigated several related issues, including Mg incorporation, polarization effects in carrier transport, and non-ideal material effects, which have rarely been explored so far. At the end of this project, we successfully demonstrated (1) fundamental understanding of selective area etching, regrowth, and doping of GaN, and associated knowledge on defects, interface, and breakdown properties. (2) Effective etch and regrowth processing recipes to achieve etch/regrowth GaN p-n diodes with very low leakage of 3.5 nA at 600 V, which meets the ARPA-E target. (2) High performance vertical GaN p-n didoes and vertical junction termination extension (JTE) devices with breakdown voltage of ~ 2 kV, and breakdown electric field of ~ 3.5 MV/cm, which are close to the performance limit of GaN. The successful outcome has resulted in new fundamental understandings in the selective area doping and regrowth process for GaN, which will lead to groundbreaking GaN vertical transistors for high performance next generation power electronics.