Engineering Papers⌕ Search

SEARCH · Engineering Papers

Results for “FET device”

Search indexed NASA NTRS and DOE OSTI research on propulsion, heat transfer, battery materials and energy systems. Follow report and document links to the original sources.

Quote a phrase for an exact phrase match. Source license links do not imply unrestricted reuse.

At least 19 records

Nanoscale Ferroelectric Control of Novel Electronic States in Layered Two-Dimensional Materials (Final Report)

In this DOE Early Career project “Nanoscale Ferroelectric Control of Novel Electronic States in Layered Two-Dimensional Materials,” the PI’s group has combined ferroelectric field effect with nanoscale domain imaging and writing to design the electronic and optical properties of two-dimensional (2D) van der Waals materials, including graphene and transition metal dichalcogenides MoS2 and ReS2. The van der Waals materials have been prepared into field effect transistor (FET) devices with ferroelectric gates. Through domain patterning in a ferroelectric polymer PVDF-TrEF top-gate via conductive atomic force microscopy, the team has created programmable Schottky junctions in monolayer MoS 2 , where both barrier height and I-V rectifying polarity can be reconfigured. The transport anisotropy of monolayer to few-layer ReS 2 has been mapped out by defining the entire channel into an insulating state and creating nanoscale conducting paths along different directions through domain writing in the ferroelectric top-gate. The result shows that the conductivity along and perpendicular to the Re-chain can differ by >5.5x10 4 . Theoretical modeling points to the band origin of the transport anomaly and reveals the emergence of a flat band in few-layer ReS 2 . The interfacial epitaxial relation between ReS 2 and PVDF-TrFE further promotes the formation of close-packed, highly ordered PVDF-TrFE nanowires with width of 35 nm and 10 nm. Nonvolatile modulation of quantum Hall effect has been achieved in graphene FETs with a ferroelectric oxide Ba 0.4 Sr 0.6 TiO 3 back-gate. Scattering from the remote surface optical phonon in Ba 0.4 Sr 0.6 TiO 3 limits the room temperature mobility of graphene to be about 3x10 4 cm 2 /Vs. Steep-slope switching has been achieved in MoS 2 FETs back-gated by polycrystalline Pb(Zr,Ti)O 3 , which signals a static-state negative capacitance mode without involving an additional dielectric layer. Piezoresponse force microscopy studies show that the sub-threshold swing can be well correlated with the domain wall density in Pb(Zr,Ti)O 3 . The team also observes an unconventional filtering effect of the second harmonic generation response at the MoS 2 /Pb(Zr,Ti)O 3 heterointerface, which can be accounted for by the alignment between one of the polar axes of MoS 2 and the chiral dipole rotation at the surface of domain wall in Pb(Zr,Ti)O 3 . The research supported by this DOE grant has significantly advanced the fundamental understanding and functional design of ferroelectric/2D van der Waals heterostructures for their implementation towards energy applications.

36 MATERIALS SCIENCE↗

Impact of Random Spatial Fluctuation in Non-Uniform Crystalline Phases on the Device Variation of Ferroelectric FET

In this work, a comprehensive study of random spatial fluctuation of the ferroelectric (FE) phase and dielectric (DE) phase in FeFETs is conducted to understand its impact on device variation. It is found that: i) there exists a certain DE percentage threshold that below which the increase of the DE phase does not significantly impact the device memory window and variation and only above which evident device degradation can be observed; ii) increasing the DE phase increases the variation in the memory window and the coercive field distribution further exacerbates the variation, hence degrading the sensing margin; iii) decreasing the number of grains degrades the device variation, which calls for further grain size engineering for variation suppression.

42 ENGINEERING↗

A review of crosstalk polymorphic circuits and their scalability

Using a control variable, the functionality of Polymorphic circuits can be modified, making them adaptable and useful for reconfiguring circuit behavior — all the way from gate level to system level. State-of-the art polymorphic circuits are based on custom non-linear circuit design or emerging devices such as ambipolar FET, configurable magnetic devices etc. While some of these approaches are inefficient in performance, others involve exotic devices. The Crosstalk computing based polymorphic circuits offer a fresh perspective. In Crosstalk, the interconnect interference between nanoscale metal lines is intentionally engineered to exhibit the programmable Boolean logic behavior. This approach relies on the coupling between metal lines and not on the transistors for computing, resulting in better scalability, security by obscurity, and fault tolerance by reconfiguration. Our novel approach is backed by the mathematical formulation that conveys the rationale to generalize and achieve a wide variety of polymorphic circuits. Our experiments, including design, simulation, and Power Performance Area (PPA) characterization results indicate that crosstalk circuits provide significant improvement in transistor count (about 3x), switching energy (2x), and speed (1.5x) for polymorphic logic circuits. In the best-case scenario, the transistor count reduction is 5x. This paper presents Crosstalk computing’s fundamentals, polymorphism and the scalability aspects to compete/co-exist with CMOS for digital logic implementations below 10 nm. Our scalability study uses Open Source 7 nm PDK, considers all process variation aspects and accommodates worst-case scenarios. The study results for various benchmark circuits show that the Crosstalk technology is a viable alternative to CMOS for digital logic implementations below 10 nm, having 48% density, 57% power, and 10% performance gains over equivalent CMOS counterparts. Finally, we compare Crosstalk Polymorphic Circuit design technique with similar approaches described in related works and discuss its features and constraints.

97 MATHEMATICS AND COMPUTING↗

Atomically Precise PdSe 2 Pentagonal Nanoribbons

We report atomically precise pentagonal PdSe 2 nanoribbons (PNRs) fabricated on a pristine PdSe 2 substrate with a hybrid method of top-down and bottom-up processes. The PNRs form a uniform array of dimer structure with a width of 2.4 nm and length of more than 200 nm. In situ four-probe scanning tunneling microscopy (STM) reveals metallic behavior of PNRs with ballistic transport for at least 20 nm in length. Density functional theory calculations produce a semiconducting density of states of isolated PNRs and find that the band gap narrows and disappears quickly once considering coupling between PNR stacking layers or interaction with the PdSe 2 substrate. The coupling of PNRs is further corroborated by Raman spectroscopy and field-effect transistor measurements. The facile method of fabricating atomically precise PNRs offers an air-stable functional material for dimensional control.

36 MATERIALS SCIENCE↗

Magnetoelectric XNOR logic gate device

A magneto-electric (ME) XNOR logic gate device includes a conducting device; and a ME-FET coupled to the conducting device. The ME-FET can be formed of a split gate; a first gate terminal coupled to a first portion of the split gate for receiving a first input signal; a second gate terminal coupled to a second portion of the split gate for receiving a second input signal; a source terminal coupled to a ground line; and a drain terminal coupled to the conducting device.

Gaul, Nishtha Sharma↗

Integrated circuits with programmable gate timing signal generation for power converters and apparatus comprising the same

An apparatus is disclosed that includes a semiconductor device to control a power converter having two or more power FETs. The semiconductor device includes a gate signal generator configured to produce two or more gate signals able to drive the two or more FETs. The gate signal generator has programmable timing configuration parameters to control operation of the two or more gate signals, wherein the timing configuration parameters are digitally programmed via a memory in the semiconductor device. The memory may be implemented with fuses, other non-volatile memory or volatile memory. The parameters may be fixed or updated during a lifetime of the apparatus. A serial-to-parallel conversion may be used to input the parameters. Optimization methods may be performed to determine parameters considered to be optimal. The apparatus may also include the power converter.

42 ENGINEERING↗

Extreme Enhancement-Mode Operation Accumulation Channel Hydrogen-Terminated Diamond FETs with V th < -6 V and High on-Current

In this work, a new Field Effect Transistor device concept based on hydrogen-terminated diamond (H-diamond) is demonstrated that operates in an Accumulation Channel rather than a Transfer Doping regime. The FET devices demonstrate both extreme enhancement-mode operation and high on-current with improved channel charge mobility compared to Transfer-Doped equivalents. Electron-beam evaporated Al 2 O 3 is used on H-diamond to suppress the Transfer Doping mechanism and produce an extremely high ungated channel resistance. A high-quality H-diamond surface with an unpinned Fermi level is crucially achieved, allowing for the formation of a high-density hole accumulation layer by gating the entire device channel which is encapsulated in dual-stacks of Al 2 O 3 . Completed devices with gate/channel length of 1 µm demonstrate record threshold voltage < -6 V with on-current > 80 mA mm -1 . Carrier density and mobility figures extracted by CV analysis indicate a high 2D charge density of ≈ 2 × 10 12 cm -2 and increased hole mobility of 110 cm 2 V -1 s -1 in comparison with more traditional Transfer-Doped H-diamond FETs. These results demonstrate the most negative threshold voltage yet reported for H-diamond FETs and highlight a powerful new strategy to greatly improve carrier mobility and enable enhanced high power and high frequency diamond transistor performance.

46 INSTRUMENTATION RELATED TO NUCLEAR SCIENCE AND ↗

EMI Mitigation of a &Cacute;uk-Based Power-Electronic System Using Switching-Sequence-Based Control

Switching-sequence-based control (SBC) laws when designed based on topological switching behavior can have positive effects on slow- and fast-scale dynamics of a power-electronic system (PES). The slow-scale control can encompass fast PES state regulation and tracking, based on predefined objective, while fastscale control can address differential-mode (DM) and commonmode (CM) spectral-peak energy associated with PES switching operation. Such control laws may offer enhanced programmability to conventional PES design where bulky electromagnetic interference (EMI) filters have been traditionally used to reduce EMI of switching power converters to meet EMI regulatory standards. An EMI filter is always a less programmable solution since it is usually designed for the worst-case EMI mitigation and usually overkill for a PES operating under reduced load condition. The control scheme outlined in this article offers EMI mitigation across wide operating regions without compromising PES regulation. Moreover, it does so by use of switching sequences that guarantee the reachability of the PES dynamics using an advanced Lyapunov-function-based approach. SBC is a powerful tool to generate control actions for a PES based on multivariate PES state constraints. Hence, contemporary EMI regulatory standards are used as constraints in the SBC formulation to operate the PES under wide operating regime while autonomously mitigating the EMI levels. The work may be of paramount importance for operating the ultra-fast-transition recent wide-bandgap semiconductor devices like GaN–FET and SiC MOSFET under higher power with increasing switching frequencies, which is usually desirable for increased power density and reduced switching losses. Here, a hardware Cuk–PES operated ´ with GaN–FETs is fabricated and is used for case illustration. It is shown by experimental results how SBC mitigate DM and CM EMI noise of the PES while maintaining regulation even for the higher order nonminimum phase PES, while reducing sensor requirements using state observer derived from the switching model of the PES.

42 ENGINEERING↗

High performance ionic-liquid-gated air doped diamond field-effect transistors

Here we report successful fabrication of high performance ion-gated field-effect transistors (FETs) on hydrogenated diamond surface. Investigations on the hydrogen (H)-terminated diamond by Hall effect measurements shows Hall mobility as high as ~200 cm 2 V –1 s –1 . In addition we demonstrate a rapid fabrication scheme for achieving stable high performance devices useful for determining optimal growth and fabrication conditions. We achieved H-termination using hydrogen plasma treatment with a sheet resistivity as low as ~1.3 kΩ/sq. Conductivity through the FET channel is studied as a function of bias voltage on the liquid ion-gated electrode from –3.0 to 1.5 V. Stability of the H-terminated diamond surface was studied by varying the substrate temperature up to 350 °C. It was demonstrated that the sheet resistance and carrier densities remain stable over 3 weeks in ambient air atmosphere even at substrate temperatures up to 350 °C, whereas increasing temperature beyond this limit has effected hydrogenation. This study opens new avenues for carrying out fundamental research on diamond FET devices with ease of fabrication and high throughput.

77 NANOSCIENCE AND NANOTECHNOLOGY↗

Molybdenum Contacts to MoS 2 Field‐Effect Transistors: Schottky Barrier Extraction, Electrical Transport, and Low‐Frequency Noise

MoS 2 has great interest for nanoscale electronic devices, including transistors and sensors. Defect‐free structure, clean interface with the gate dielectric, and metals with suitable metal–semiconductor junctions are key for reliable devices. Molybdenum is shown as an excellent electrode for MoS 2 field‐effect transistors (FETs), but the correlation among device current, field‐effect mobility, and the low‐frequency noise (LFN) with number of atomic layers is not studied. Furthermore, the impact of Mo/MoS 2 Schottky barrier on electronic injection and scattering in the device needs to be understood. Herein, by studying the FETs with channels of different numbers of atomic‐layer thicknesses, it is shown that a molybdenum metal contact to MoS 2 provides reliable current injection with low Schottky barrier height, low contact resistance, low electron–phonon scattering, and negligible impurity scattering. The mobility and LFN are optimal at a channel thickness of ≈12 atomic layers, which is consistent with the “mobility maximum window” in MoS 2 transistors with prior studies using other contact metals.

Kwon, Jiseok↗

Tunnel junction-enabled monolithically integrated GaN micro-light emitting transistor

GaN/InGaN microLEDs are a very promising technology for next-generation displays. Switching control transistors and their integration are key components in achieving high-performance, efficient displays. Monolithic integration of microLEDs with GaN switching devices provides an opportunity to control microLED output power with capacitive (voltage)-controlled rather than current-controlled schemes. This approach can greatly reduce system complexity for the driver circuit arrays while maintaining device opto-electronic performance. In this work, we demonstrate a 3-terminal GaN micro-light emitting transistor that combines a GaN/InGaN blue tunneling-based microLED with a GaN n-channel FET. Further, the integrated device exhibits excellent gate control, drain current control, and optical emission control. This work provides a promising pathway for future monolithic integration of GaN FETs with microLED to enable fast switching, high-efficiency microLED display and communication systems.

42 ENGINEERING↗

Steep slope transistors with threshold switching devices

A steep-slope (SS) field effect transistor (FET) including a FET having a source region and a drain region, and a threshold switching device in direct contact with the source region or the drain region of the FET. Fabricating the steep-slope (SS) field effect transistor (FET) includes fabricating an AlGaN/GaN metal-insulator-semiconductor high electron mobility transistor (MIS-HEMT) having a source region and a drain region, depositing a first electrode layer directly on the source region or the drain region, depositing a threshold switching layer directly on the first electrode layer, and depositing a second electrode layer directly on the threshold switching layer.

Huang, Xuanqi↗

Bottom‐Up Synthesized Nanoporous Graphene Transistors

Abstract Nanoporous graphene (NPG) can exhibit a uniform electronic band gap and rationally‐engineered emergent electronic properties, promising for electronic devices such as field‐effect transistors (FETs), when synthesized with atomic precision. Bottom‐up, on‐surface synthetic approaches developed for graphene nanoribbons (GNRs) now provide the necessary atomic precision in NPG formation to access these desirable properties. However, the potential of bottom‐up synthesized NPG for electronic devices has remained largely unexplored to date. Here, FETs based on bottom‐up synthesized chevron‐type NPG (C‐NPG), consisting of ordered arrays of nanopores defined by laterally connected chevron GNRs, are demonstrated. C‐NPG FETs show excellent switching performance with on–off ratios exceeding 10 4 , which are tightly linked to the structural quality of C‐NPG. The devices operate as p‐type transistors in the air, while n‐type transport is observed when measured under vacuum, which is associated with reversible adsorption of gases or moisture. Theoretical analysis of charge transport in C‐NPG is also performed through electronic structure and transport calculations, which reveal strong conductance anisotropy effects in C‐NPG. The present study provides important insights into the design of high‐performance graphene‐based electronic devices where ballistic conductance and conduction anisotropy are achieved, which could be used in logic applications, and ultra‐sensitive sensors for chemical or biological detection.

Mutlu, Zafer↗

Substitutional doping of 2D transition metal dichalcogenides for device applications: Current status, challenges and prospects

Two-dimensional (2D) transition metal dichalcogenides (TMDs) have emerged as a class of materials with exceptional electronic, optical, and mechanical properties, making them highly tunable for diverse applications in nanoelectronics, optoelectronics, and catalysis. Here, this review focuses on substitutional doping of TMDs, a key strategy to tailor their properties and enhance device performance, with a focus on its applications over the past five years (2019–2024). We delve into both theoretical and experimental doping approaches, including established methods like chemical vapor transport (CVT) and chemical vapor deposition (CVD) alongside liquid phase exfoliation (LPE) and post-synthesis treatments. Advanced growth techniques are also explored. Challenges like dopant uniformity, concentration control, and stability are addressed. The influence of various dopants on the electronic band structure, carrier concentration, and defect engineering is analyzed in detail. We further explore recent advancements in utilizing doped TMDs for field-effect transistors (FETs), photodetectors, sensors, photovoltaics, optoelectronic devices, energy storage and conversion, and even quantum computers. By examining both the potential and limitations of substitutional doping, this review aims to propel future research and technological advancements in this exciting field.

36 MATERIALS SCIENCE↗

Effects of polymer grain boundary passivation on organic–inorganic hybrid perovskite field-effect transistors

Despite successful applications of solution-processed organic–inorganic hybrid perovskites (OIHPs) such as archetypical methylammonium lead iodide (MAPI) in high-performance optoelectronic devices including solar cells and light emitting diodes, their application in field-effect transistors (FETs) remains relatively limited due to the unresolved issues caused by ion migration in OIHPs, such as screening of gate electric fields, lowered device on-off ratios and field-effect mobility, and large hysteresis in the FET transfer characteristics. Here, we report improved performances of the MAPI-based FET via a polymer-additive-based grain boundary (GB) passivation approach that suppresses the ion migration. Polycaprolactone (PCL) was incorporated into the MAPI FET as a GB-passivation additive as confirmed by scanning electron and atomic force microscopies. Unlike the typical n-type behavior and large transfer hysteresis in the starting, pristine MAPI FETs, the GB passivation by PCL led to a drastically reduced hysteresis in FET transfer characteristics, while hinting at an ambipolar transport and slight improvement in mobility, indicating a reduced ion migration in the PCL-incorporated MAPI FET. The effect of PCL GB passivation in suppressing ion migration was directly confirmed by the measured, increased activation energy for ion migration in the PCL-incorporated MAPI. Here, the results not only represent the first report of the polymer-additive-based mitigation of the ion migration in the MAPI FET but also suggest potential utilities of the approach for enabling high-performance OIHP FETs and electronic devices in general.

77 NANOSCIENCE AND NANOTECHNOLOGY↗

Remote Floating-Gate Field-Effect Transistor with 2-Dimensional Reduced Graphene Oxide Sensing Layer for Reliable Detection of SARS-CoV-2 Spike Proteins

Despite intensive research of nanomaterials-based field-effect transistors (FETs) as a rapid diagnostic tool, it remains to be seen for FET sensors to be used for clinical applications due to a lack of stability, reliability, reproducibility, and scalability for mass production. In this work, we propose a remote floating-gate (RFG) FET configuration to eliminate device-to-device variations of two-dimensional reduced graphene oxide (rGO) sensing surfaces and most of the instability at the solution interface. Also, critical mechanistic factors behind the electrochemical instability of rGO such as severe drift and hysteresis were identified through extensive studies on rGO–solution interfaces varied by rGO thickness, coverage, and reduction temperature. rGO surfaces in our RFGFET structure displayed a Nernstian response of 54 mV/pH (from pH 2 to 11) with a 90% yield (9 samples out of total 10), coefficient of variation (CV) < 3%, and a low drift rate of 2%, all of which were calculated from the absolute measurement values. As proof-of-concept, we demonstrated highly reliable, reproducible, and label-free detection of spike proteins of severe acute respiratory syndrome coronavirus 2 (SARS-CoV-2) in a saliva-relevant media with concentrations ranging from 500 fg/mL to 5 μg/mL, with an R 2 value of 0.984 and CV < 3%, and a guaranteed limit of detection at a few pg/mL. Taken together, this new platform may have an immense effect on positioning FET bioelectronics in a clinical setting for detecting SARS-CoV-2.

37 INORGANIC, ORGANIC, PHYSICAL, AND ANALYTICAL CH↗

Transfer-Free Synthesis of Atomically Precise Graphene Nanoribbons on Insulating Substrates

The rational bottom-up synthesis of graphene nanoribbons (GNRs) provides atomically precise control of widths and edges that give rise to a wide range of electronic properties promising for electronic devices such as field-effect transistors (FETs). Since the bottom-up synthesis commonly takes place on catalytic metallic surfaces, the integration of GNRs into such devices requires their transfer onto insulating substrates, which remains one of the bottlenecks in the development of GNR-based electronics. Herein, we report on a method for the transfer-free placement of GNRs on insulators. This involves growing GNRs on a gold film deposited onto an insulating layer followed by gentle wet etching of the gold, which leaves the nanoribbons to settle in place on the underlying insulating substrate. Scanning tunneling microscopy and Raman spectroscopy confirm that atomically precise GNRs of high density uniformly grow on the gold films deposited onto SiO 2 /Si substrates and remain structurally intact after the etching process. We have also demonstrated transfer-free fabrication of ultrashort channel GNR FETs using this process. A very important aspect of the present work is that the method can scale up well to 12 in. wafers, which is extremely difficult for previous techniques. Our work here thus represents an important step toward large-scale integration of GNRs into electronic devices.

36 MATERIALS SCIENCE↗

Fully Inkjet‐Printed, 2D Materials‐Based Field‐Effect Transistor for Water Sensing

Abstract Despite significant progress in solution‐processing of 2D materials, it remains challenging to reliably print high‐performance semiconducting channels that can be efficiently modulated in a field‐effect transistor (FET). Herein, electrochemically exfoliated MoS 2 nanosheets are inkjet‐printed into ultrathin semiconducting channels, resulting in high on/off current ratios up to 10 3 . The reported printing strategy is reliable and general for thin film channel fabrication even in the presence of the ubiquitous coffee‐ring effect. Statistical modeling analysis on the printed pattern profiles suggests that a spaced parallel printing approach can overcome the coffee‐ring effect during inkjet printing, resulting in uniform 2D flake percolation networks. The uniformity of the printed features allows the MoS 2 channel to be hundreds of micrometers long, which easily accommodates the typical inkjet printing resolution of tens of micrometers, thereby enabling fully printed FETs. As a proof of concept, FET water sensors are demonstrated using printed MoS 2 as the FET channel, and printed graphene as the electrodes and the sensing area. After functionalization of the sensing area, the printed water sensor shows a selective response to Pb 2+ in water down to 2 ppb. This work paves the way for additive nanomanufacturing of FET‐based sensors and related devices using 2D nanomaterials.

36 MATERIALS SCIENCE↗