Engineering Papers⌕ Search

SEARCH · Engineering Papers

Results for “DATA PROCESSOR”

Search indexed NASA NTRS and DOE OSTI research on propulsion, heat transfer, battery materials and energy systems. Follow report and document links to the original sources.

Quote a phrase for an exact phrase match. Source license links do not imply unrestricted reuse.

At least 1,711 records · Page 95

SCORPIO: A scalable two-phase parallel I/O library with application to a large scale subsurface simulator

Inefficient parallel I/O is known to be a major bottleneck among scientific applications employed on supercomputers as the number of processor cores grows into the thousands. Our prior experience indicated that parallel I/O libraries such as HDF5 that rely on MPI-IO do not scale well beyond 10K processor cores, especially on parallel file systems (like Lustre) with single point of resource contention. Our previous optimization efforts for a massively parallel multi-phase and multi-component subsurface simulator (PFLOTRAN) led to a two-phase I/O approach at the application level where a set of designated processes participate in the I/O process by splitting the I/O operation into a communication phase and a disk I/O phase. The designated I/O processes are created by splitting the MPI global communicator into multiple sub-communicators. The root process in each sub-communicator is responsible for performing the I/O operations for the entire group and then distributing the data to rest of the group. This approach resulted in over 25X speedup in HDF I/O read performance and 3X speedup in write performance for PFLOTRAN at over 100K processor cores on the ORNL Jaguar supercomputer. This research describes the design and development of a general purpose parallel I/O library called Scorpio that incorporates our optimized two-phase I/O approach. The library provides a simplified higher level abstraction to the user, sitting atop existing parallel I/O libraries (such as HDF5) and implements optimized I/O access patterns that can scale on larger number of processors. Performance results with standard benchmark problems and PFLOTRAN indicate that our library is able to maintain the same speedups as before with the added flexibility of being applicable to a wider range of I/O intensive applications.

Sreepathi, Sarat↗

A Locality-Based Threading Algorithm for the Configuration-Interaction Method

The Configuration Interaction (CI) method has been widely used to solve the non-relativistic many-body Schrodinger equation. One great challenge to implementing it efficiently on manycore architectures is its immense memory and data movement requirements. To address this issue, within each node, we exploit a hybrid MPI+OpenMP programming model in lieu of the traditional flat MPI programming model. Here in this paper, we develop optimizations that partition the workloads among OpenMP threads based on data locality,-which is essential in ensuring applications with complex data access patterns scale well on manycore architectures. The new algorithm scales to 256 threadson the 64-core Intel Knights Landing (KNL) manycore processor and 24 threads on dual-socket Ivy Bridge (Xeon) nodes. Compared with the original implementation, the performance has been improved by up to 7× on theKnights Landing processor and 3× on the dual-socket Ivy Bridge node.

97 MATHEMATICS AND COMPUTING↗

A VXS [VITA41] Trigger Processor for the 12GEV Experimental Programs at Jefferson Lab

The VXS_Trigger_Processor [VTP] was developed and commissioned for CLAS12 in the fall of 2016. This board is a VITA41 switch card and it collects data from a variety of front-end TDC and Flash ADC modules. The VTP has since been used in several experiments at Jefferson Lab serving as the L1 trigger module for a variety of detector types, such as stacked calorimeters, strip calorimeters, time-of-flight, Cerenkov, hodoscopes, drift chambers, and silicon strips. Trigger algorithms implemented include cluster finding (1D, 2D), drift chamber segment and road finding, geometry matching between various detectors, particle counting, and general global trigger bit processing. The VTP is also capable of reading out each front-end crate with up to 40Gbps Ethernet which is an enormous increase compared to the currently used 200MB/s VME bus. Recent progress has been made to show that a firmware and software upgrade can enable existing Jefferson Lab front-end crates to operate in a streaming DAQ mode. In February 2020, tests will be performed on a full calorimeter and matched hodoscope which are components of the CLAS12 Forward Tagger detector system with beam in Hall B. This paper details the hardware performance, triggered, and streaming applications that have been implemented using the VTP for several experiments at Jefferson Lab.

ABBOTT, David↗

Design and implementation of a medium speed communications interface and protocol for a low cost, refreshed display computer

The design and implementation of hardware and software systems involved in using a 40,000 bit/second communication line as the connecting link between an IMLAC PDS 1-D display computer and a Univac 1108 computer system were described. The IMLAC consists of two independent processors sharing a common memory. The display processor generates the deflection and beam control currents as it interprets a program contained in the memory; the minicomputer has a general instruction set and is responsible for starting and stopping the display processor and for communicating with the outside world through the keyboard, teletype, light pen, and communication line. The processing time associated with each data byte was minimized by designing the input and output processes as finite state machines which automatically sequence from each state to the next. Several tests of the communication link and the IMLAC software were made using a special low capacity computer grade cable between the IMLAC and the Univac.

Phyne, J. R.↗

Microprocessor-based detector for PSK commands

Command detector unit operates over wide range of data rates and signal levels in space environment. It consists of signal conditioning, read-only memory, random-access memory, and digital processor. Entire unit fits on single multilayer printed-wiring board.

Durden, J.↗

Graphics enhanced computer emulation for improved timing-race and fault tolerance control system analysis

A computer simulation system has been developed for the Space Shuttle's advanced Centaur liquid fuel booster rocket, in order to conduct systems safety verification and flight operations training. This simulation utility is designed to analyze functional system behavior by integrating control avionics with mechanical and fluid elements, and is able to emulate any system operation, from simple relay logic to complex VLSI components, with wire-by-wire detail. A novel graphics data entry system offers a pseudo-wire wrap data base that can be easily updated. Visual subsystem operations can be selected and displayed in color on a six-monitor graphics processor. System timing and fault verification analyses are conducted by injecting component fault modes and min/max timing delays, and then observing system operation through a red line monitor.

Szatkowski, G. P.↗

A measurement-based study of concurrency in a multiprocessor

A systematic measurement-based methodology for characterizing the amount of concurrency present in a workload, and the effect of concurrency on system performance indices such as cache miss rate and bus activity are developed. Hardware and software instrumentation of an Alliant FX/8 was used to obtain data from a real workload environment. Results show that 35% of the workload is concurrent, with the concurrent periods typically using all available processors. Measurements of periods of change in concurrency show uneven usage of processors during these times. Other system measures, including cache miss rate and processor bus activity, are analyzed with respect to the concurrency measures. Probability of a cache miss is seen to increase with concurrency. The change in cache miss rate is much more sensitive to the fraction of concurrent code in the worklaod than the number of processors active during concurrency. Regression models are developed to quantify the relationships between cache miss rate, bus activity, and the concurrency measures. The model for cache miss rate predicts an increase in the median miss rate value as much as 300% for a 100% increase in concurrency in the workload.

Mcguire, Patrick John↗

Data systems

The Data Systems Program consists of research and technology devoted to controlling, processing, storing, manipulating, and analyzing space-derived data. The objectives are to provide the technology advancements needed to enable affordable utilization of space-derived data, to increase substantially the capability for future missions of on-board processing and recording and to provide high speed and high volume computational systems anticipated for missions such as the evolutionary Space Station and Earth Observing System. The Data Systems Program supports fundamental research in such areas as laser diodes, supports work to select and provide the appropriate on-board processor technology for future NASA missions, and also supports the development of two flight processors with special architectures.

Smith, Paul H.↗

Spacecraft component heater control system

A heater control circuit is disclosed as being constructed in a single integrated circuit, with the integrated circuit conveniently mounted proximate to a spacecraft component requiring temperature control. Redundant heater controllers control power applied to strip heaters disposed to provide heat to a component responsive to sensed temperature from temperature sensors. Signals from these sensors are digitized and compared with a dead band temperature and set point temperature stored in memory to generate an error signal if the sensed temperature is outside the parameter stored in the memory. This error signal is utilized by a microprocessor to selectively instruct the heater controllers to apply power to the strip heaters. If necessary, the spacecraft central processor may access or interrogate the microprocessor in order to alter the set point temperature and dead band temperature range to obtain operational data relating to the operation of an integrated circuit for relaying to the ground control, or to switch off faulty components.

Bachtel, Frederick D.↗

Description of real-time Ada software implementation of a power system monitor for the Space Station Freedom PMAD DC testbed

The Ada language software development to perform the electrical system monitoring functions for the NASA Lewis Research Center's Power Management and Distribution (PMAD) DC testbed is described. The results of the effort to implement this monitor are presented. The PMAD DC testbed is a reduced-scale prototype of the electrical power system to be used in the Space Station Freedom. The power is controlled by smart switches known as power control components (or switchgear). The power control components are currently coordinated by five Compaq 382/20e computers connected through an 802.4 local area network. One of these computers is designated as the control node with the other four acting as subsidiary controllers. The subsidiary controllers are connected to the power control components with a Mil-Std-1553 network. An operator interface is supplied by adding a sixth computer. The power system monitor algorithm is comprised of several functions including: periodic data acquisition, data smoothing, system performance analysis, and status reporting. Data is collected from the switchgear sensors every 100 milliseconds, then passed through a 2 Hz digital filter. System performance analysis includes power interruption and overcurrent detection. The reporting mechanism notifies an operator of any abnormalities in the system. Once per second, the system monitor provides data to the control node for further processing, such as state estimation. The system monitor required a hardware time interrupt to activate the data acquisition function. The execution time of the code was optimized using an assembly language routine. The routine allows direct vectoring of the processor to Ada language procedures that perform periodic control activities. A summary of the advantages and side effects of this technique are discussed.

Ludwig, Kimberly↗

Spaceborne radar measurement of wind velocity over the ocean - An overview of the NSCAT scatterometer system

Scatterometry and scatterometer design issues are reviewed. The design of the NASA Scatterometer (NSCAT) to be flown on the Japanese ADEOS mission is presented. Building on Seasat experience, the NSCAT system includes several enhancements, such as three antenna azimuths in each of two swaths, and an onboard digital Doppler processor to allow backscatter measurements to be colocated everywhere within the orbit. These enhancements will greatly increase the quality of the NSCAT wind data. The ground processing of data is discussed, and scatterometers of the next decade are briefly described.

Naderi, F. M.↗

SAR processing based on the exact two-dimensional transfer function

The two-dimensional transfer functions of several synthetic aperture radar (SAR) focusing algorithms are derived considering the spaceborne SAR environments. The formulation includes the factors of the earth rotation and the antenna squint angles. The resultant transfer functions are explicitly expressed in terms of Doppler centroid frequency and Doppler frequency rate, which can be accurately estimated from the SAR data. Point target simulation results show that the algorithm based on the two-dimensional Fourier transformation outperforms the one-dimensional one for processing data acquired from high squint angles. The two-dimensional Fourier transformation approach appears to be a viable and simple solution for the processor design of future spaceborne SAR systems.

Chang, C. Y.↗

Sea ice lead dynamics from ERS-1 SAR

The use of ERS-1 SAR (Synthetic Aperture Radar) images to measure ice lead changes and ice deformation, and thus to determine their relationships and compare them to theory, is reported. ERS-1 SAR data collected at the Alaska (U.S.) SAR facility are processed into low resolution geocoded images which are used as input to the Geophysical Processor System (GPS). The GPS uses cross correlation and edge detection on sequential pairs of images to track a regular 5 km array of grid points. The result for each sequential image pair is a field of ice displacement that contains, on average, more than 200 vectors. The GPS also classifies all the pixels of the images into one of four ice types based on the normalized backscatter coefficients and a seasonal look-up table. This allows all pixels to be labeled as either multiyear ice or as the first year ice and open water that comprise leads.

Stern, Harry L.↗

Thread Migration in the Presence of Pointers

Dynamic migration of lightweight threads supports both data locality and load balancing. However, migrating threads that contain pointers referencing data in both the stack and heap remains an open problem. In this paper we describe a technique by which threads with pointers referencing both stack and non-shared heap data can be migrated such that the pointers remain valid after migration. As a result, threads containing pointers can now be migrated between processors in a homogeneous distributed memory environment.

Cronk, David↗

Development of a Two Dimensional Synthetic Aperture Radiometer at L-Band

A radiometer that uses aperture synthesis in two dimensions is being built as part of research under NASA's Instrument Incubator Program. The instrument development team consists of engineers at the Goddard Space Flight Center, the University of Massachusetts and Quadrant Engineering. This will be an aircraft instrument operating at L-band which builds on the heritage of ESTAR. The choice of L-band was made because the problem of achieving adequate resolution in space is most critical at this wavelength and because a polarimetric, conical scanning airborne radiometer for future experiments to validate soil moisture and ocean salinity retrieval algorithms is not currently available. The instrument will be designed to fly on the NASA P-3 aircraft in a nadir pointing mode, although other options are possible. The antenna will consist of an array of modules arranged in a rectangular grid. Each module will be comprised of a printed circuit dual-polarized patch and integrated receiver. The distribution of modules within the rectangular array will be adjustable so that several different imaging configurations (e.g. "+","Y", "T") can be employed. The integrated receiver will provide amplification and conversion to IF. The IF signal will be routed to a processor where the required correlations performed. The I and Q channels will be created digitally and the correlations will be done digitally in this processor. The digitization will be done with sufficient bits to study the effects of quantization on radiometer performance. A computer/controller will store the data for conversion to an image and will also perform temperature control and other data interfacing and housekeeping tasks. The instrument is currently in the bread boarding phase of development. A design of the critical components has been completed and hardware is being assembled to test the individual elements. It is expected that a complete 2-channel correlator will be tested by the summer of 2000 and that the complete instrument will be ready for flight tests the following summer (2001).

LeVine, D. M.↗

Development of a Two Dimensional Synthetic Aperture Radiometer at L-Band

A radiometer that uses aperture synthesis in two dimensions is being built as part of research under NASA's Instrument Incubator Program. The instrument development team consists of engineers at the Goddard Space Flight Center, the University of Massachusetts and Quadrant Engineering. This will be an aircraft instrument operating at L-band which builds on the heritage of Electronically Steered Thinned Array Radiometer (ESTAR). This instrument is a next step in the development of aperture synthesis (STAR technology) to meet the goal of a future mission to monitor soil moisture globally from space. The instrument will be designed to fly on the NASA P-3 aircraft in a nadir pointing mode, although other options are possible. The antenna will consist of an array of modules in a rectangular grid. Each module will be comprised of a printed circuit dual-polarized patch and integrated receiver. The distribution of modules within the rectangular array will be adjustable so that several different imaging configurations (e.g. '+', 'Y', 'T') can be employed. The integrated receiver will provide amplification and conversion to infrared (IF). The IF signal will be routed to a processor where the required correlations performed. The I and Q channels will be created digitally and the correlations will be done digitally in this processor. The digitization will be done with sufficient bits to study the effects of quantization on radiometer performance. A computer/controller will store the data for conversion to an image and will also perform temperature control and other data interfacing and housekeeping tasks. The design of critical components has been completed and hardware is being assembled to test the individual elements. It is expected that a complete two-channel correlator will be tested by the end of 2000 and that the complete instrument will be ready for flight tests the following summer (2001).

LeVine, D. M.↗

Breadboard Signal Processor for Arraying DSN Antennas

A recently developed breadboard version of an advanced signal processor for arraying many antennas in NASA s Deep Space Network (DSN) can accept inputs in a 500-MHz-wide frequency band from six antennas. The next breadboard version is expected to accept inputs from 16 antennas, and a following developed version is expected to be designed according to an architecture that will be scalable to accept inputs from as many as 400 antennas. These and similar signal processors could also be used for combining multiple wide-band signals in non-DSN applications, including very-long-baseline interferometry and telecommunications. This signal processor performs functions of a wide-band FX correlator and a beam-forming signal combiner. [The term "FX" signifies that the digital samples of two given signals are fast Fourier transformed (F), then the fast Fourier transforms of the two signals are multiplied (X) prior to accumulation.] In this processor, the signals from the various antennas are broken up into channels in the frequency domain (see figure). In each frequency channel, the data from each antenna are correlated against the data from each other antenna; this is done for all antenna baselines (that is, for all antenna pairs). The results of the correlations are used to obtain calibration data to align the antenna signals in both phase and delay. Data from the various antenna frequency channels are also combined and calibration corrections are applied. The frequency-domain data thus combined are then synthesized back to the time domain for passing on to a telemetry receiver

Jongeling, Andre↗

EnergyPlus Performance Improvements via JSON Input Refactoring

EnergyPlus is the flagship whole-building energy simulation program developed by the U.S. Department of Energy. This paper describes the refactoring efforts around the EnergyPlus input processor to natively support JavaScript Object Notation (JSON), allow validation through use of a JSON schema validator, convert and validate typical EnergyPlus input data file (*.idf) files to JSON files, and improve related metrics such as: read time for schema and input files, parse time for processing input, and time to query/return data from EnergyPlus internal data structure. Performance improvements on sample files result in 14% and 60% reduction in schema and input file reads respectively, 36-62% reduction to process input, and 24-99+% query reduction for functions that take advantage of the new format. For the files tested, overall speedup realized as part of this JSON refactor is 1.6x to 5.4x.

Adams, Mark↗