SEARCH · Engineering Papers

Results for “processors”

Search indexed NASA NTRS and DOE OSTI research on propulsion, heat transfer, battery materials and energy systems. Follow report and document links to the original sources.

SourceResearch connectionFrom yearThrough year

Quote a phrase for an exact phrase match. Source license links do not imply unrestricted reuse.

At least 1,675 records · Page 93

All sources NASA NTRS DOE OSTI

DOE OSTI2021

Ultra-compact system for characterization of physical, chemical and ignition properties of fuels

The present disclosure relates to a miniaturized fuel laboratory system that makes use of a housing, a processor housed within the housing, and a fuel inlet port supported from the housing for receiving a quantity of fuel to be used as a fuel test sample. The system may also have at least one fuel sensor housed in the housing in communication with the fuel inlet port for receiving the fuel test sample and carrying out combustion thereof. An electronic component may be housed in the housing, which enables communication with an external remote subsystem. A database may be incorporated which contains at least one of stored fuel characteristics or stored fuel analysis models, accessible by the processor. The processor may use fuel oxidation information generated by the fuel sensor, and at least one of the stored fuel characteristics or stored combustion models, to determine at least one fuel characteristic of the fuel test sample.

McNenly, Matthew J.↗

DOE OSTI2021

Low-observability matrix completion

An example device includes at least one processor configured to receive electrical parameter values corresponding to at least one first location within a power network. The at least one processor is further configured to determine, using matrix completion and based on the at least one electrical parameter value, an estimated value of at least one unknown electrical parameter. The at least one unknown electrical parameter corresponds to a second location within the power network. The at least one processor is also configured to cause at least one device within the power network to modify operation based on the estimated value of the at least one unknown electrical parameter.

Bernstein, Andrey↗

DOE OSTI2021

Vector send operation for message-based communication

Methods and systems for conducting vector send operations are provided. The processor of a sender node receives a request to perform a collective send operation (e.g., MPI_Broadcast) from a user application, requesting a copy of data in one or more send buffers by sent to each of a plurality of destinations in a destination vector. The processor invokes a vector send operation from a software communications library, placing a remote enqueue atomic send command for each destination node of the destination vector in an entry of a transmit data mover (XDM) command queue in a single call. The processor executes all of the commands in the XDM command queue and writes the data in the one or more send buffers into each receive queue of each destination identified in the destination vector.

Byrne, John L.↗

DOE OSTI2022

Control flow guided lock address prefetch and filtering

A method of prefetching target data includes, in response to detecting a lock-prefixed instruction for execution in a processor, determining a predicted target memory location for the lock-prefixed instruction based on control flow information associating the lock-prefixed instruction with the predicted target memory location. Target data is prefetched from the predicted target memory location to a cache coupled with the processor, and after completion of the prefetching, the lock-prefixed instruction is executed in the processor using the prefetched target data.

Mashimo, Susumu↗

DOE OSTI2022

Multi-frequency electrical impedance tomography

Apparatus includes a plurality of geological subsurface electrical line sensors spaced apart from each other proximate a predetermined geological subsurface region of interest, with at least one of the electrical line sensors situated as a line source to produce a multi-frequency electrical impedance tomography source signal, and with at least one of the electrical line sensors situated as a line detector to receive the multi-frequency electrical impedance tomography response signal associated with the source signal that propagates through the predetermined geological subsurface region of interest, and a controller including a processor and a memory configured with instructions that, when executed by the processor, cause the processor to determine an electrical mapping over the predetermined geological subsurface region of interest based on the multi-frequency electrical impedance tomography source signal, response signal, and the spatial positions of the geological subsurface electrical line sensors.

Karra, Satish↗

DOE OSTI2022

Phase identification using statistical analysis

A device includes at least one processor configured to determine, based on (i) a first plurality of time-varying electrical measurements corresponding to a feeder head of a power distribution network having a plurality of phases and (ii) a second plurality of time-varying electrical measurements corresponding to a node in the power distribution network, and using statistical analysis, a predicted phase, from the plurality of phases, that corresponds to the node. The processor may be configured to use ranked correlation coefficients (such as the Kendall rank correlation coefficient) to determine the predicted phase and may use principle component analysis. The processor is also configured to cause at least one device of the power distribution network to modify operation based at least on part on the predicted phase.

Veda, Santosh Sambamoorthy↗

DOE OSTI2022

Systems and methods for tensor scheduling

A technique for efficient scheduling of operations in a program for parallelized execution thereof using a multi-processor runtime environment having two or more processors includes constraining the type or number of loop optimization transforms that may be explored such that memory and processing capacity available for the scheduling task are not exceeded, while facilitating a tradeoff between memory locality, parallelization, and/or data communication between memory modules of the multi-processor runtime environment.

Meister, Benoit J.↗

DOE OSTI2022

In situ data acquisition and real-time analysis system

A testing system for evaluating the performance of an electrical/electronic UUT under dynamic operating conditions. The testing system includes a dynamic testing component (e.g., a centrifuge) for applying a stimulus to the UUT, and an iDAQ system configured to perform in situ data acquisition and real-time data analysis. The iDAQ system may also be subject to the stimulus. The iDAQ system includes a processor (e.g., an SoC) component, a power supply, a CR/I component, an IR component, and a single enclosure. The processor component may control the dynamic testing component, including varying in real-time the stimulus applied to the UUT. The processor component may include multiple input channels, and a high current/voltage subcomponent of the power supply may be configured to supply up to five hundred volts.

Benyhesan, Mohammad K.↗

DOE OSTI2022

Cooperative workgroup scheduling and context prefetching based on predicted modification of signal values

A first workgroup is preempted in response to threads in the first workgroup executing a first wait instruction including a first value of a signal and a first hint indicating a type of modification for the signal. The first workgroup is scheduled for execution on a processor core based on a first context after preemption in response to the signal having the first value. A second workgroup is scheduled for execution on the processor core based on a second context in response to preempting the first workgroup and in response to the signal having a second value. A third context it is prefetched into registers of the processor core based on the first hint and the second value. The first context is stored in a first portion of the registers and the second context is prefetched into a second portion of the registers prior to preempting the first workgroup.

Dutu, Alexandru↗

DOE OSTI2022

Event detection unit

An event detection unit (EDU) for detecting an explosive event is provided. The EDU includes different types of sensors for measuring characteristics of an explosive event. The EDU includes an event notification component. The EDU also includes a processor that receives a measurement from the sensors and generates a combined non-event probability and a combined event probability based on that measurement that indicates a likelihood that an explosive event has not occurred or has occurred. The processor determines whether an explosive event has occurred based on the non-event probabilities and event probabilities. When an explosive event has been determined to occur, the processor directs the event notification component to output a notification that an explosive event has occurred.

Candy, James Vincent↗

DOE OSTI2023

Hardware accelerated dynamic work creation on a graphics processing unit

A processor core is configured to execute a parent task that is described by a data structure stored in a memory. A coprocessor is configured to dispatch a child task to the at least one processor core in response to the coprocessor receiving a request from the parent task concurrently with the parent task executing on the at least one processor core. In some cases, the parent task registers the child task in a task pool and the child task is a future task that is configured to monitor a completion object and enqueue another task associated with the future task in response to detecting the completion object. The future task is configured to self-enqueue by adding a continuation future task to a continuation queue for subsequent execution in response to the future task failing to detect the completion object.

Gutierrez, Anthony T.↗

DOE OSTI2023

Three-dimensional broadband nonlinear phased array imaging

System include an ultrasonic transducer configured to couple to a nondestructive testing (NDT) sample and configured to produce and direct an ultrasonic probe wave at a selected frequency into a subsurface region of the NDT sample, a 3D laser scanning vibrometer configured to direct a detection beam in a scan area on a surface of the NDT sample and to receive a return beam from the scan area, and to detect, based on the return beam, a 3D motion of the surface across a wideband frequency range, and a processor, and a memory configured with instructions that, when executed by the processor, cause the processor to produce sub-surface image data of the NDT sample at multiple harmonics of the selected frequency in the wideband frequency range based on the detected 3D surface motion, wherein the sub-surface image data describes a nonlinear defect response produced in the NDT sample by interaction of the ultrasonic probe wave with the subsurface region.

Remillieux, Marcel↗

DOE OSTI2023

Real time feedback-based optimization of distributed energy resources

An example device includes a processor configured to receive a plurality of voltage values representing respective voltage magnitudes at voltage nodes in a first portion of a power system and determine, for each voltage node, a respective value of first and second voltage-constraint coefficients. The processor is also configured to receive a power value corresponding to a connection point of the first portion of the power system with a second portion of the power system and determine for the connection point, a respective value of first and second power-constraint coefficients. The processor is also configured to cause at least one energy resource connected to the first portion of the power system to modify an output power of the at least one energy resource based on the value of the first and second voltage-constraint coefficients for each voltage node and the value of the first and second power-constraint coefficients.

Dall'Anese, Emiliano↗

DOE OSTI2023

Accelerated pattern matching method on a quantum computing system

A method of determining a pattern in a sequence of bits using a quantum computing system includes setting a first register of a quantum processor in a superposition of a plurality of string index states, encoding a bit string in a second register of the quantum processor, encoding a bit pattern in a third register of the quantum processor, circularly shifting qubits of the second register conditioned on the first register, amplifying an amplitude of a state combined with the first register in which the circularly shifted qubits of the second register matches qubits of the third register, measuring an amplitude of the first register and determining a string index state of the plurality of string index states associated with the amplified state, and outputting, by use of a classical computer, a string index associated with the first register in the measured state.

NIROULA, Pradeep↗

DOE OSTI2020

Panel Session 70: Nuclear Power Plant Waste Management, LLRW Processing Issues

This panel focused on senior utility managers discussing issues with commercial LLW processors. LLW processors had an opportunity to update utilities/NPPs on new or different services or technologies being offered to assist in their radioactive waste management goals, changes to their facility license, revisions to their acceptance guidelines, and emerging compliance issues. Panelists with presentations: UniTech - 'Expanding to Reduce Costs' LLW Processor Update (Gregg Johnstone); Veolia Nuclear Solutions Federal Services - Alaron Nuclear Services (Dave Garber); EnergySolutions Tennessee Processing Facilities (Fred Schulz); Complex Waste Management Issues Services and Treatment Facilities (George M. Taylor)

12 MANAGEMENT OF RADIOACTIVE AND NON-RADIOACTIVE W↗

DOE OSTI2024

Event detection unit

Candy, James Vincent↗

DOE OSTI2024

Ripple-type control of networked physical systems

Techniques for ripple-type control of networked physical systems such as power systems, water systems, and others are provided. As one example, a device includes at least one processor configured to determine, for a first controllable device in a system, based on a measurement of an output parameter and a minimum output parameter value, an output violation value for the first device. The processor is further configured to determine, based on a present input value for the first device, the output violation value, and an assistance requisition value corresponding to a second device, a target input value for the first device. The processor is further configured to cause the first controllable device to modify operation based on the target input value and a maximum input value for the first controllable device.

Cavraro, Guido↗

DOE OSTI2024

Systems and methods for predictive lane change

A system includes a controller comprising at least one processor coupled to a memory storing instructions that, when executed by the at least one processor, cause the at least one processor to perform operations comprising: receiving information indicative of operation of the vehicle and of a driving condition for the vehicle; determining that a speed of the vehicle is less than a target speed for the vehicle based on the received information; determining, in response to the determination that the speed is less than the target speed, that the lane change and takeover event is at least one of feasible or efficient based on the received information; and providing, in response to the determination regarding the lane change and takeover event, a notification.

Borhan, Hoseinali↗