Engineering Papers⌕ Search

SEARCH · Engineering Papers

Results for “Digital”

Search indexed NASA NTRS and DOE OSTI research on propulsion, heat transfer, battery materials and energy systems. Follow report and document links to the original sources.

Quote a phrase for an exact phrase match. Source license links do not imply unrestricted reuse.

At least 1,621 records · Page 90

Digitally Enhanced Heterodyne Interferometry

Spurious interference limits the performance of many interferometric measurements. Digitally enhanced interferometry (DEI) improves measurement sensitivity by augmenting conventional heterodyne interferometry with pseudo-random noise (PRN) code phase modulation. DEI effectively changes the measurement problem from one of hardware (optics, electronics), which may deteriorate over time, to one of software (modulation, digital signal processing), which does not. DEI isolates interferometric signals based on their delay. Interferometric signals are effectively time-tagged by phase-modulating the laser source with a PRN code. DEI improves measurement sensitivity by exploiting the autocorrelation properties of the PRN to isolate only the signal of interest and reject spurious interference. The properties of the PRN code determine the degree of isolation.

Shaddock, Daniel↗

Digital Spectrometers for Interplanetary Science Missions

A fully digital polyphase spectrometer recently developed by the University of California Berkeley Wireless Research Center in conjunction with the Jet Propulsion Laboratory provides a low mass, power, and cost implementation of a spectrum channelizer for submillimeter spectrometers for future missions to the Inner and Outer Solar System. The digital polyphase filter bank spectrometer (PFB) offers broad bandwidth with high spectral resolution, minimal channel-to-channel overlap, and high out-of-band rejection.

polyphase filter bank spectrometer (PFB)↗

Digital Video Over Space Systems and Networks

This slide presentation reviews the improvements and challenges that digital video provides over analog video. The use of digital video over IP options and trade offs, link integrity and latency are reviewed.

Grubbs, Rodney↗

Digitally Controlled Slot Coupled Patch Array

A four-element array conformed to a singly curved conducting surface has been demonstrated to provide 2 dB axial ratio of 14 percent, while maintaining VSWR (voltage standing wave ratio) of 2:1 and gain of 13 dBiC. The array is digitally controlled and can be scanned with the LMS Adaptive Algorithm using the power spectrum as the objective, as well as the Direction of Arrival (DoA) of the beam to set the amplitude of the power spectrum. The total height of the array above the conducting surface is 1.5 inches (3.8 cm). A uniquely configured microstrip-coupled aperture over a conducting surface produced supergain characteristics, achieving 12.5 dBiC across the 2-to-2.13- GHz and 2.2-to-2.3-GHz frequency bands. This design is optimized to retain VSWR and axial ratio across the band as well. The four elements are uniquely configured with respect to one another for performance enhancement, and the appropriate phase excitation to each element for scan can be found either by analytical beam synthesis using the genetic algorithm with the measured or simulated far field radiation pattern, or an adaptive algorithm implemented with the digitized signal. The commercially available tuners and field-programmable gate array (FPGA) boards utilized required precise phase coherent configuration control, and with custom code developed by Nokomis, Inc., were shown to be fully functional in a two-channel configuration controlled by FPGA boards. A four-channel tuner configuration and oscilloscope configuration were also demonstrated although algorithm post-processing was required.

D'Arista, Thomas↗

Apollo Lunar Sample Photographs: Digitizing the Moon Rock Collection

The Acquisition and Curation Office at JSC has undertaken a 4-year data restoration project effort for the lunar science community funded by the LASER program (Lunar Advanced Science and Exploration Research) to digitize photographs of the Apollo lunar rock samples and create high resolution digital images. These sample photographs are not easily accessible outside of JSC, and currently exist only on degradable film in the Curation Data Storage Facility

Lofgren, Gary E.↗

Digi Island: A Serious Game for Teaching and Learning Digital Circuit Optimization

Karnaugh maps, also known as K-maps, are a tool used to optimize or simplify digital logic circuits. A K-map is a graphical display of a logic circuit. K-map optimization is essentially the process of finding a minimum number of maximal aggregations of K-map cells. with values of 1 according to a set of rules. The Digi Island is a serious game designed for aiding students to learn K-map optimization. The game takes place on an exotic island (called Digi Island) in the Pacific Ocean . The player is an adventurer to the Digi Island and will transform it into a tourist attraction by developing real estates, such as amusement parks.and hotels. The Digi Island game elegantly converts boring 1s and Os in digital circuits into usable and unusable spaces on a beautiful island and transforms K-map optimization into real estate development, an activity with which many students are familiar and also interested in. This paper discusses the design, development, and some preliminary results of the Digi Island game.

Harper, Michael↗

Digital Beamforming Synthetic Aperture Radar (DBSAR) Polarimetric Upgrade

The Digital Beamforming Synthetic Aperture Radar (DBSAR) is a state-of-the-art radar system developed at NASA/Goddard Space Flight Center for the development and implementation of digital beamforming radar techniques. DBSAR was recently upgraded to polarimetric operation in order to enhance its capability as a science instrument. Two polarimetric approaches were carried out which will be demonstrated in upcoming flight campaigns.

Rincon, Rafael F.↗

Digital Radar-Signal Processors Implemented in FPGAs

High-performance digital electronic circuits for onboard processing of return signals in an airborne precipitation- measuring radar system have been implemented in commercially available field-programmable gate arrays (FPGAs). Previously, it was standard practice to downlink the radar-return data to a ground station for postprocessing a costly practice that prevents the nearly-real-time use of the data for automated targeting. In principle, the onboard processing could be performed by a system of about 20 personal- computer-type microprocessors; relative to such a system, the present FPGA-based processor is much smaller and consumes much less power. Alternatively, the onboard processing could be performed by an application-specific integrated circuit (ASIC), but in comparison with an ASIC implementation, the present FPGA implementation offers the advantages of (1) greater flexibility for research applications like the present one and (2) lower cost in the small production volumes typical of research applications. The generation and processing of signals in the airborne precipitation measuring radar system in question involves the following especially notable steps: The system utilizes a total of four channels two carrier frequencies and two polarizations at each frequency. The system uses pulse compression: that is, the transmitted pulse is spread out in time and the received echo of the pulse is processed with a matched filter to despread it. The return signal is band-limited and digitally demodulated to a complex baseband signal that, for each pulse, comprises a large number of samples. Each complex pair of samples (denoted a range gate in radar terminology) is associated with a numerical index that corresponds to a specific time offset from the beginning of the radar pulse, so that each such pair represents the energy reflected from a specific range. This energy and the average echo power are computed. The phase of each range bin is compared to the previous echo by complex conjugate multiplication to obtain the mean Doppler shift (and hence the mean and variance of the velocity of precipitation) of the echo at that range.

Berkun, Andrew↗

Processing Digital Imagery to Enhance Perceptions of Realism

Multi-scale retinex with color restoration (MSRCR) is a method of processing digital image data based on Edwin Land s retinex (retina + cortex) theory of human color vision. An outgrowth of basic scientific research and its application to NASA s remote-sensing mission, MSRCR is embodied in a general-purpose algorithm that greatly improves the perception of visual realism and the quantity and quality of perceived information in a digitized image. In addition, the MSRCR algorithm includes provisions for automatic corrections to accelerate and facilitate what could otherwise be a tedious image-editing process. The MSRCR algorithm has been, and is expected to continue to be, the basis for development of commercial image-enhancement software designed to extend and refine its capabilities for diverse applications.

Woodell, Glenn A.↗

Large Ka-Band Slot Array for Digital Beam-Forming Applications

This work describes the development of a large Ka Band Slot Array for the Glacier and Land Ice Surface Topography Interferometer (GLISTIN), a proposed spaceborne interferometric synthetic aperture radar for topographic mapping of ice sheets and glaciers. GLISTIN will collect ice topography measurement data over a wide swath with sub-seasonal repeat intervals using a Ka-band digitally beamformed antenna. For technology demonstration purpose a receive array of size 1x1 m, consisting of 160x160 radiating elements, was developed. The array is divided into 16 sticks, each stick consisting of 160x10 radiating elements, whose outputs are combined to produce 16 digital beams. A transmit array stick was also developed. The antenna arrays were designed using Elliott's design equations with the use of an infinite-array mutual-coupling model. A Floquet wave model was used to account for external coupling between radiating slots. Because of the use of uniform amplitude and phase distribution, the infinite array model yielded identical values for all radiating elements but for alternating offsets, and identical coupling elements but for alternating positive and negative tilts. Waveguide-fed slot arrays are finding many applications in radar, remote sensing, and communications applications because of their desirable properties such as low mass, low volume, and ease of design, manufacture, and deployability. Although waveguide-fed slot arrays have been designed, built, and tested in the past, this work represents several advances to the state of the art. The use of the infinite array model for the radiating slots yielded a simple design process for radiating and coupling slots. Method of moments solution to the integral equations for alternating offset radiating slots in an infinite array environment was developed and validated using the commercial finite element code HFSS. For the analysis purpose, a method of moments code was developed for an infinite array of subarrays. Overall the 1x1 m array was found to be successful in meeting the objectives of the GLISTIN demonstration antenna, especially with respect to the 0.042deg, 1/10th of the beamwidth of each stick, relative beam alignment between sticks.

Rengarajan, Sembiam↗

Digital Motion Imagery, Interoperability Challenges for Space Operations

With advances in available bandwidth from spacecraft and between terrestrial control centers, digital motion imagery and video is becoming more practical as a data gathering tool for science and engineering, as well as for sharing missions with the public. The digital motion imagery and video industry has done a good job of creating standards for compression, distribution, and physical interfaces. Compressed data streams can easily be transmitted or distributed over radio frequency, internet protocol, and other data networks. All of these standards, however, can make sharing video between spacecraft and terrestrial control centers a frustrating and complicated task when different standards and protocols are used by different agencies. This paper will explore the challenges presented by the abundance of motion imagery and video standards, interfaces and protocols with suggestions for common formats that could simplify interoperability between spacecraft and ground support systems. Real-world examples from the International Space Station will be examined. The paper will also discuss recent trends in the development of new video compression algorithms, as well likely expanded use of Delay (or Disruption) Tolerant Networking nodes.

Grubbs, Rodney↗

Digital TMI

Presenting the current status of the Digital TMI project to visiting members of the FAA Command Center. Digital TMI is an effort to store national-level traffic management initiatives in a standards-compliant manner. Work is funded by the FAA.

Rios, Joseph↗

Space Shuttle Orbiter Digital Outer Mold Line Scanning

The Space Shuttle Orbiters Discovery and Endeavor have been digitally scanned to produce post-flight configuration outer mold line surfaces. Very detailed scans of the windward side of these vehicles provide resolution of the detailed tile step and gap geometry, as well as the reinforced carbon carbon nose cap and leading edges. Lower resolution scans of the upper surface provide definition of the crew cabin windows, wing upper surfaces, payload bay doors, orbital maneuvering system pods and the vertical tail. The process for acquisition of these digital scans as well as post-processing of the very large data set will be described.

Campbell, Charles H.↗

Analog Design for Digital Deployment of a Serious Leadership Game

This paper presents the design, development, and user testing of a leadership development simulation. The authors share lessons learned from using a design process for a board game to allow for quick and inexpensive revision cycles during the development of a serious leadership development game. The goal of this leadership simulation is to accelerate the development of leadership capacity in high-potential mid-level managers (GS-15 level) in a federal government agency. Simulation design included a mixed-method needs analysis, using both quantitative and qualitative approaches to determine organizational leadership needs. Eight design iterations were conducted, including three user testing phases. Three re-design iterations followed initial development, enabling game testing as part of comprehensive instructional events. Subsequent design, development and testing processes targeted digital application to a computer- and tablet-based environment. Recommendations include pros and cons of development and learner testing of an initial analog simulation prior to full digital simulation development.

Maxwell, Nicholas↗

Pattern Generator for Bench Test of Digital Boards

All efforts to develop electronic equipment reach a stage where they need a board test station for each board. The SMAP digital system consists of three board types that interact with each other using interfaces with critical timing. Each board needs to be tested individually before combining into the integrated digital electronics system. Each board needs critical timing signals from the others to be able to operate. A bench test system was developed to support test of each board. The test system produces all the outputs of the control and timing unit, and is delivered much earlier than the timing unit. Timing signals are treated as data. A large file is generated containing the state of every timing signal at any instant. This file is streamed out to an IO card, which is wired directly to the device-under-test (DUT) input pins. This provides a flexible test environment that can be adapted to any of the boards required to test in a standalone configuration. The problem of generating the critical timing signals is then transferred from a hardware problem to a software problem where it is more easily dealt with.

Berkun, Andrew C.↗

An Efficient, Highly Flexible Multi-Channel Digital Downconverter Architecture

In this innovation, a digital downconverter has been created that produces a large (16 or greater) number of output channels of smaller bandwidths. Additionally, this design has the flexibility to tune each channel independently to anywhere in the input bandwidth to cover a wide range of output bandwidths (from 32 MHz down to 1 kHz). Both the flexibility in channel frequency selection and the more than four orders of magnitude range in output bandwidths (decimation rates from 32 to 640,000) presented significant challenges to be solved. The solution involved breaking the digital downconversion process into a two-stage process. The first stage is a 2 oversampled filter bank that divides the whole input bandwidth as a real input signal into seven overlapping, contiguous channels represented with complex samples. Using the symmetry of the sine and cosine functions in a similar way to that of an FFT (fast Fourier transform), this downconversion is very efficient and gives seven channels fixed in frequency. An arbitrary number of smaller bandwidth channels can be formed from second-stage downconverters placed after the first stage of downconversion. Because of the overlapping of the first stage, there is no gap in coverage of the entire input bandwidth. The input to any of the second-stage downconverting channels has a multiplexer that chooses one of the seven wideband channels from the first stage. These second-stage downconverters take up fewer resources because they operate at lower bandwidths than doing the entire downconversion process from the input bandwidth for each independent channel. These second-stage downconverters are each independent with fine frequency control tuning, providing extreme flexibility in positioning the center frequency of a downconverted channel. Finally, these second-stage downconverters have flexible decimation factors over four orders of magnitude The algorithm was developed to run in an FPGA (field programmable gate array) at input data sampling rates of up to 1,280 MHz. The current implementation takes a 1,280-MHz real input, and first breaks it up into seven 160-MHz complex channels, each spaced 80 MHz apart. The eighth channel at baseband was not required for this implementation, and led to more optimization. Afterwards, 16 second stage narrow band channels with independently tunable center frequencies and bandwidth settings are implemented A future implementation in a larger Xilinx FPGA will hold up to 32 independent second-stage channels.

Goodhart, Charles E.↗

Digital Beamforming Synthetic Aperture Radar (DBSAR): Performance Analysis During the Eco-3D 2011 and Summer 2012 Flight Campaigns

The Digital Beamforming Synthetic Aperture radar (DBSAR) is a state-of-the-art airborne radar developed at NASA/Goddard for the implementation, and testing of digital beamforming techniques applicable to Earth and planetary sciences. The DBSAR measurements have been employed to study: The estimation of vegetation biomass and structure - critical parameters in the study of the carbon cycle; The measurement of geological features - to explore its applicability to planetary science by measuring planetary analogue targets. The instrument flew two test campaigns over the East coast of the United States in 2011, and 2012. During the campaigns the instrument operated in full polarimetric mode collecting data from vegetation and topography features.

SAR↗

Microscale Digital Vacuum Electronic Gates

Systems and methods in accordance with embodiments of the invention implement microscale digital vacuum electronic gates. In one embodiment, a microscale digital vacuum electronic gate includes: a microscale field emitter that can emit electrons and that is a microscale cathode; and a microscale anode; where the microscale field emitter and the microscale anode are disposed within at least a partial vacuum; where the microscale field emitter and the microscale anode are separated by a gap; and where the potential difference between the microscale field emitter and the microscale anode is controllable such that the flow of electrons between the microscale field emitter and the microscale anode is thereby controllable; where when the microscale anode receives a flow of electrons, a first logic state is defined; and where when the microscale anode does not receive a flow of electrons, a second logic state is defined.

Manohara, Harish↗