Engineering Papers⌕ Search

SEARCH · Engineering Papers

Results for “'CMOS',”

Search indexed NASA NTRS and DOE OSTI research on propulsion, heat transfer, battery materials and energy systems. Follow report and document links to the original sources.

Quote a phrase for an exact phrase match. Source license links do not imply unrestricted reuse.

At least 163 records · Page 9
All sourcesNASA NTRSDOE OSTI
DOE OSTI2024

Magnetic tunnel junction random number generators applied to dynamically tuned probability trees driven by spin orbit torque

Abstract Perpendicular magnetic tunnel junction (pMTJ)-based true-random number generators (RNGs) can consume orders of magnitude less energy per bit than CMOS pseudo-RNGs. Here, we numerically investigate with a macrospin Landau–Lifshitz-Gilbert equation solver the use of pMTJs driven by spin–orbit torque to directly sample numbers from arbitrary probability distributions with the help of a tunable probability tree. The tree operates by dynamically biasing sequences of pMTJ relaxation events, called ‘coinflips’, via an additional applied spin-transfer-torque current. Specifically, using a single, ideal pMTJ device we successfully draw integer samples on the interval [0, 255] from an exponential distribution based on p -value distribution analysis. In order to investigate device-to-device variations, the thermal stability of the pMTJs are varied based on manufactured device data. It is found that while repeatedly using a varied device inhibits ability to recover the probability distribution, the device variations average out when considering the entire set of devices as a ‘bucket’ to agnostically draw random numbers from. Further, it is noted that the device variations most significantly impact the highest level of the probability tree, with diminishing errors at lower levels. The devices are then used to draw both uniformly and exponentially distributed numbers for the Monte Carlo computation of a problem from particle transport, showing excellent data fit with the analytical solution. Finally, the devices are benchmarked against CMOS and memristor RNGs, showing faster bit generation and significantly lower energy use.

77 NANOSCIENCE AND NANOTECHNOLOGY↗
DOE OSTI2022

Design and Challenges of Edge Computing ASICs on Front-End Electronics

In situ or hardware-embedded data processing of raw signals, close to their source, in radiation detectors is expected to provide dramatic improvements in data quality and volumes. However, the implementation of artificial neural networks (ANNs) in the front-end electronics, and the design of custom integrated circuits (ASICs), comes with challenges. In addition, detectors have to operate with limited power budget and implement complex functionalities in a very dense space. They often are exposed to extreme conditions as they work in high-radiation environments and/or cryogenic temperatures. This paper presents examples of applications and design methodologies for in-situ ANNs, along with the challenges of retaining the fidelity of the trained networks. For illustration, we use the problem of estimating the energy deposited by the radiation from digitized waveforms. The proposed implementation starts with an ML algorithm trained in Qkeras and eventually leads to an equivalent ASIC implementation. The associated design challenges in realizing energy and area efficient implementations in CMOS processes are reviewed. Novel approaches that employ hybrid technologies (combination of CMOS with memristors), in-memory computing models, and bio-inspired spiking neural networks are also highlighted

47 OTHER INSTRUMENTATION↗
DOE OSTI2020

Toward ultrafast, ultra-stable imaging arrays: Superlattice doping to enhance the performance of backside-illuminated 3D-hybridized silicon photodetectors

In this paper, the authors report the latest results on their development of superlattice-doped, thinned, backside-illuminated (BSI), 3D-integrated photodiode detectors—a step toward their ultimate goal of demonstrating ultrafast, ultrastable CMOS imaging arrays. As with most silicon-based photodetectors, backside-illumination and backside surface passivation are keys to achieve the highest performance capability. The two-dimensional (2D) doping technique developed at the Jet Propulsion Laboratory (JPL) has proved to result in a highly efficient, highly stable detector response when combined with a variety of detectors. Here, JPL's 2D-doping has been combined with Sandia's BSI photodetectors hybridized with custom fanout wafer via copper Direct Bond Interconnect (DBI®), a technology that is rapidly becoming industry standard for BSI CMOS imaging arrays. The prototype detectors were packaged and evaluated with respect to their response to low energy electrons. The authors find that the responsivity of 2D-doped BSI detectors is higher than devices prepared using other surface passivation techniques (i.e., ion implantation). The success of the work described herein verifies that the 2D-doping processes previously developed for Sandia's frontside-illuminated photodetectors are generally applicable to BSI detectors and demonstrates for the first time that JPL's 2D-doping process is compatible with the Cu-DBI® technology.

Jewell, April D.↗
DOE OSTI2020

A heterogeneously integrated silicon photonic/lithium niobate travelling wave electro-optic modulator

Silicon photonics is a platform that enables densely integrated photonic components and systems and integration with electronic circuits. Depletion mode modulators designed on this platform suffer from a fundamental frequency response limit due to the mobility of carriers in silicon. Lithium niobate-based modulators have demonstrated high performance, but the material is difficult to process and cannot be easily integrated with other photonic components and electronics. In this manuscript, we simultaneously take advantage of the benefits of silicon photonics and the Pockels effect in lithium niobate by heterogeneously integrating silicon photonic-integrated circuits with thin-film lithium niobate samples. We demonstrate the most CMOS-compatible thin-film lithium niobate modulator to date, which has electro-optic 3 dB bandwidths of 30.6 GHz and half-wave voltages of 6.7 V×cm. These modulators are fabricated entirely in CMOS facilities, with the exception of the bonding of a thin-film lithium niobate sample post fabrication, and require no etching of lithium niobate.

42 ENGINEERING↗
DOE OSTI2020

Chirped-grating spectrometer-on-a-chip

We demonstrate an on-chip spectrometer readily integrable with CMOS electronics. The structure is comprised of a SiO 2 /Si 3 N 4 /SiO 2 waveguide atop a silicon substrate. A transversely chirped grating is fabricated, in a single-step optical lithography process, on a portion of the waveguide to provide angle and wavelength dependent coupling to the guided mode. The spectral and angular information is encoded in the spatial dependence of the grating period. A uniform pitch grating area, separated from the collection area by an unpatterned propagation region, provides the out-coupling to a CMOS detector array. A resolution of 0.3 nm at 633 nm with a spectral coverage tunable across the visible and NIR (to ∼ 1 µm limited by the Si photodetector) by changing the angle of incidence, is demonstrated without the need for any signal processing deconvolution. This on-chip spectrometer concept will cost effectively enable a broad range of applications that are beyond the reach of current integrated spectroscopic technologies.

Nezhadbadeh, Shima↗
DOE OSTI2023

Realization of a wide steering end-fire facet optical phased array using silicon rich silicon nitride

The design, fabrication, and characterization of a 16-element optical phased array (OPA) using a high index (n = 3.1) silicon-rich silicon nitride (SRN) is demonstrated. Here, we present one-dimensional beam steering with end-fire facet antennas over a wide steering range of >115° at a fixed wavelength of 1525 nm. A beam width of 6.3° has been measured at boresight, consistent with theory. We demonstrate SRN as a viable material choice for chip-scale OPA applications due to its high thermo-optic coefficient, high optical power handling capacity [negligible two-photon absorption (TPA)], wide transparency window, and CMOS compatibility.

Nejadriahi, Hani↗
DOE OSTI2021

Hybrid integrated photonic platforms: opinion

While photonic integration has made remarkable progress in recent years, there is no one integrated photonic platform that offers all desired functionalities and manufacturability on the same platform. GaAs and InP-based optoelectronic integrated circuits (OEICs) were very popular in the past decades; however, silicon photonics has recently emerged as a preferred platform due to its high-density and high-yield manufacturability leveraging the CMOS ecosystem, although it lacks optical gain, the Pockels effect, and other characteristics. On the other hand, hybrid photonic integration adds new and diverse functionalities to the host materials like silicon. This opinion paper investigates hybrid integrated photonic platforms, and discusses the new functionalities added to the silicon CMOS photonic platform.

42 ENGINEERING↗
DOE OSTI2023

Photon-to-Digital Converters for Neutron Imaging Instruments (Final Report)

Oak Ridge National Laboratory (ORNL) collaborated with the Université de Sherbrooke (UdeS) to design a modular and scalable tile of innovative digital photodetectors called Photon-to-Digital Converters (PDC) and the required subsystems to demonstrate the feasibility of large area single-photon detectors to support high-resolution, depth-of-interaction, fast neutron radiography based on scintillation detectors. The goal is to demonstrate the advantages of using PDC over conventional Silicon Photomultiplier (SiPM) for neutron imaging systems. The basic building blocks of analog SiPM and PDC are Single-Photon Avalanche Photodiodes (SPAD). The main difference between conventional SiPMs and PDCs, is in the fact that analog SiPMs sum the charge produced by individual SPAD passively, while in PDCs each SPAD is read out individually by an active electronic circuit. Hence, PDCs provide a direct photon-to-bit conversion where a logic “1” means that there was a detection in a given SPAD. Conversely, an analog SiPM requires a sophisticated preamplifier (current amplifiers or transimpedance amplifier) followed by a shaping amplifier and an analog-to-digital converter. Moreover, since the charge from each SPAD varies slightly, the passive sum of the analog SiPM will have signal fluctuations for the same amount of photon detected. This is one of many issues that is completely eliminated by individual one-to-one SPAD read out in PDCs. The large area required for scintillator readouts for neutron imaging is such that the output capacitance of a large area of SiPM arrays is very high. This creates a burden on the signal-to-noise optimization with respect to the power budget. For PDC, the power consumption is dictated by rate of the incident photon flux, or in photon-starved environments, the dark noise rate of the SPAD array. In other words, the power consumption in the absence of events is extremely low. Hence, the power consumption of a PDC read out system is much lower than its analog counterpart. Further, the large SiPM capacitance may introduce signal distortions on the scintillator fast rise or decay time with undesired effects on timing and pulse shape discrimination. The problem is absent in PDCs, as their readout is independent on device capacitance. UdeS is the world leader in 3D vertical integration of frontside illuminated SPAD arrays over CMOS readouts. These capabilities allow future production of “3D PDC” with maximum photosensitive fill factor and electronic functionalities tailored to the application. UdeS' vast knowledge of SPADs and CMOS design made the team an ideal collaborator in the development of large area high-resolution fast neutron radiography.

42 ENGINEERING↗
DOE OSTI2024

Development of selenium imaging detectors toward a definitive search for neutrinoless ββ decay

Imaging sensors made from an ionization target layer of amorphous selenium (aSe) coupled to a silicon complementary metal-oxide-semiconductor (CMOS) active pixel array for charge readout are a promising technology for neutrino physics. The high spatial resolution in a solid-state target provides unparalleled rejection of backgrounds from natural radioactivity in the search for the neutrinoless ββ decay of 82 Se. With this grant, we experimentally determined two crucial factors necessary for the realization of this novel technology: i) the intrinsic energy response of aSe to ionizing electrons, and ii) the feasibility to couple a target layer of aSe to a CMOS active pixel sensor to image electron tracks.

46 INSTRUMENTATION RELATED TO NUCLEAR SCIENCE AND ↗
DOE OSTI2025

Performance of the AstroPix Prototype Module for the Barrel Imaging Calorimeter at the ePIC Detector and in Space-Based Payloads

AstroPix is a high-voltage CMOS (HV-CMOS) monolithic active pixel sensor originally developed to enable precision gamma-ray imaging and spectroscopy in the medium-energy regime (~100 keV–100 MeV) based on the groundwork laid by ATLASpix and MuPix. It features a 500 μm pixel pitch, in-pixel amplification and digitization, and low power consumption (~3-4 mW/cm2), making it scalable for large-area, multilayer telescope detector planes. The detectors have a designed dynamic range of 25 keV to 700 keV. With these features, AstroPix meets the requirements of future space-based high-energy telescopes and the imaging layers of the Barrel Imaging Calorimeter (BIC) in the Electron-Proton/Ion Collider (ePIC) detector at the future Electron-Ion Collider (EIC). For the space-based payload, AstroPix is being integrated into sounding rocket and balloon payloads to demonstrate the technical readiness of the devices. For BIC, AstroPix-based imaging layers interleaved within the lead/scintillating-fiber (Pb/SciFi) sampling calorimeter provide granular shower imaging, enabling key performance features such as electron/pion or gamma/neutral pion separation. As part of the ongoing detector R&D efforts, we have been testing various AstroPix_v3 configurations: the single chip, a quad-chip assembly, a three-layer stack of quad chips, and a 9-chip module that represents the smallest prototype unit of the BIC imaging layer. This presentation will highlight recent performance test results from these AstroPix detector configurations.

Kim, Bobae (ORCID:0000000295396815)↗
DOE OSTI2020

Integrated Circuit Design for Radiation-Hardened Charge-Sensitive Amplifier Survived up to 2 Mrad

According to the continuous development of metal-oxide semiconductor (MOS) fabrication technology, transistors have naturally become more radiation-tolerant through steadily decreasing gate-oxide thickness, increasing the tunneling probability between gate-oxide and channel. Unfortunately, despite this radiation-hardened property of developed transistors, the field of nuclear power plants (NPPs) requires even higher radiation hardness levels. Particularly, total ionizing dose (TID) of approximately 1 Mrad could be required for readout circuitry under severe accident conditions with 100 Mrad around a reactor in-core required. In harsh radiating environments such as NPPs, sensors such as micro-pocket-fission detectors (MPFD) would be a promising technology to be operated for detecting neutrons in reactor cores. For those sensors, readout circuits should be fundamentally placed close to sensing devices for minimizing signal interferences and white noise. Therefore, radiation hardening ability is necessary for the circuits under high radiation environments. This paper presents various integrated circuit designs for a radiation hardened charge-sensitive amplifier (CSA) by using SiGe 130 nm and Si 180 nm fabrication processes with different channel widths and transistor types of complementary metal-oxide-semiconductor (CMOS) and bipolar CMOS (BiCMOS). These circuits were tested under γ–ray environment with Cobalt-60 of high level activity: 490 kCi. The experiment results indicate amplitude degradation of 2.85%–34.3%, fall time increase of 201–1730 ns, as well as a signal-to-noise ratio (SNR) of 0.07–11.6 dB decrease with irradiation dose increase. These results can provide design guidelines for radiation hardening operational amplifiers in terms of transistor sizes and structures.

73 NUCLEAR PHYSICS AND RADIATION PHYSICS↗
DOE OSTI2020

A Sub-Threshold Low-Power Integrated Bandpass Filter for Highly-Integrated Spectrum Analyzers

Low-power analog filter banks provide frequency analysis with minimal power and space requirements, making them viable solutions for integrated remote audio- and vibration-sensing applications. Compared with their digital counterparts, analog filter banks are better suited to achieve the lower power consumption necessary for IoT applications, while maintaining high dynamic range and a wide operational frequency range. In this work, the design and implementation of a sub-threshold complementary metal-oxide semiconductor (CMOS) integrated low-power tunable analog filter channel for signal spectrum analysis and signal discrimination is presented. Project specifications required a programmable, high-order, monolithic bandpass filter channel with small chip area, low power consumption, high dynamic range, and wide operational frequency range. The 8th-order filter channel presented in this work provides an effective Q-factor of 4.5 and a minimum dynamic range (DR) of approximately 85 dB, while allowing for tuning across a range of center frequencies from 2 kHz to 100 kHz, with power consumption of a single 8th-order filter channel measured at 256 µW nominally at the highest center frequency. An integrated analog Gm-C filter topology was selected for this application. Functionally, the high-Q bandpass filter transfer function is implemented via four cascaded 2nd-order filter cells, resulting in a single 8th-order filter channel, fabricated in 130-nm 1.2-V CMOS technology, suitable for use in monolithic integrated spectral analysis (MISA1) applications.

Long, Gavin B.↗
DOE OSTI2020

A Sub-Threshold Low-Power Integrated Bandpass Filter for Highly-Integrated Spectrum Analyzers

Low-power analog filter banks provide frequency analysis with minimal power and space requirements, making them viable solutions for integrated remote audio- and vibration-sensing applications. Compared with their digital counterparts, analog filter banks are better suited to achieve the lower power consumption necessary for IoT applications. In this work, the design and implementation of a sub-threshold complementary metal-oxide semiconductor (CMOS) integrated low-power tunable bandpass filter channel for signal spectrum analysis and signal discrimination is presented, including performance improvements to stability and precise matching between filter stages. The 8 th -order filter channel achieves an effective Q-factor of 4.5 and dynamic range of 60 dB, has an operational frequency range from 2 kHz to 100 kHz, and consumes 256 µW nominally at the highest center frequency. An integrated analog Gm-C filter topology is selected for this application. Functionally, the high-Q bandpass filter transfer function is implemented via four cascaded 2 nd -order filter cells and is fabricated in 130-nm 1.2-V CMOS technology, making it suitable for use in monolithic integrated spectral analysis (MISA) applications.

Long, Gavin↗
DOE OSTI2021

Final Report for Grant

This is the final report for this project. The major objectives were to develop full models and standard cells of CMOS silicon photomultipliers (SiPM) for neutron detection applications. Specifically, the research seeks to replace photomultiplier tubes, used in neutron detection applications, with SiPMs containing integrated readout electronics fabricated in standard CMOS processes. The detectors improve on the detection efficiency, readout speed, resolution (sensitivity), and spatial resolution of current systems. In particular, this work involved collaboration with the instrument and detector group at ORNL who build detectors based on discrete commercially available PMTs and SiPMs. The SiPM detectors developed in this work are based on Perimeter Gated Single Photon Avalanche Diodes (PGSPAD). These devices have tunable breakdown voltage which affects other performance characteristics of the detectors. The ability of the detectors to have integrated readout and tune the noise floor and dynamic range in addition to offering a method for non-uniformity compensation in a compact form significantly impacts the imaging research field and includes the nuclear sciences field, circuits and systems field in addition to varied fields such as geography and biology/medicine.

42 ENGINEERING↗
DOE OSTI2023

Piezoelectric deformable photonic devices

A CMOS-compatible actuator platform for implementing phase, amplitude, and frequency modulation in silicon nitride photonic integrated circuits via piezo-optomechanical coupling using tightly mechanically coupled aluminum nitride actuators is disclosed. The platform, which may be fabricated in a CMOS foundry, enables scalable active photonic integrated circuits for visible wavelengths, and the piezoelectric actuation functions without performance degradation down to cryogenic operating temperatures. A number of devices are possible, including ring modulator devices, phase shifter devices, Mach-Zehnder interferometer devices, directional coupler devices (including tunable directional coupler devices), and acousto-optic modulator and frequency shifter devices, each of which can employ the same AlN actuator platform. As all of these devices can be built on the same AlN actuator platform, numerous optical functions can be implemented on a single die.

Eichenfield, Matt↗
DOE OSTI2023

Magnetoelectric inverter

A magneto-electric (ME) inverter includes two anti-ferromagnetic spin orbit read (AFSOR) circuit elements, each AFSOR circuit element has a CMOS inverter; and an AFSOR device with a ME base layer; a semiconductor channel layer on the ME base layer and comprising a source terminal and a drain terminal, where the source terminal is coupled to an output of the CMOS inverter; and a gate electrode on the semiconductor channel layer. The gate electrode of a second AFSOR device of the two AFSOR circuit elements is coupled to the drain terminal of a first AFSOR device of the two AFSOR circuit elements.

Gaul, Nishtha Sharma↗
DOE OSTI2026

Design and Modeling of the Charge Readout of a SiMOS Quantum Dot with a Single Electron Transistor and CryoCMOS

Single electron spin qubits trapped in SiMOS quantum dots are a promising technology for scaling to thousand- or million-qubit systems due to their compatibility with mature CMOS manufacturing processes. A readout system that combines a single electron transistor with a custom cryogenic CMOS amplification and digitization chain offers key advantages by avoiding the use of bulky RF components or room-temperature interconnects. We present design techniques and simulation results for an optimized qubit-SET cryoCMOS interface, culminating in the design of the QNDR1 ASIC, the first cryogenic readout ASIC designed under the Quandarum project, which targets the development of a many-channel spin qubit based detector for use in high energy physics.

Quinn, Adam [Fermilab] (ORCID:0009000605056371)↗
DOE OSTI2021

Sub-Microsecond Polarization Switching in (Al,Sc)N Ferroelectric Capacitors Grown on Complementary Metal-Oxide-Semiconductor-Compatible Aluminum Electrodes

In this work, the frequency-dependent ferroelectric properties of 45 nm (Al,Sc)N films sputter deposited on complementary metal–oxide–semiconductor (CMOS)-compatible Al metal electrodes are measured and compared. Low in-plane compressive stress (-10 ± 20 MPa) is observed in (Al,Sc)N thin films deposited on Al electrodes. The (Al,Sc)N films exhibit an imprint in the measured coercive fields (E c ) of -4.3/+5.3 MV cm -1 at 10 kHz. Using positive-up negative-down (PUND) measurements, ferroelectric switching is observed within ≈200 ns of an applied voltage pulse, which demonstrates the ability of ferroelectric (Al,Sc)N to achieve the fast read/write speeds desired in memory devices.

77 NANOSCIENCE AND NANOTECHNOLOGY↗