Engineering Papers⌕ Search

SEARCH · Engineering Papers

Results for “Computer Hardware”

Search indexed NASA NTRS and DOE OSTI research on propulsion, heat transfer, battery materials and energy systems. Follow report and document links to the original sources.

Quote a phrase for an exact phrase match. Source license links do not imply unrestricted reuse.

At least 1,567 records · Page 87

Robust Fuzzy Controllers Using FPGAs

Electro-mechanical device controllers typically come in one of three forms, proportional (P), Proportional Derivative (PD), and Proportional Integral Derivative (PID). Two methods of control are discussed in this paper; they are (1) the classical technique that requires an in-depth mathematical use of poles and zeros, and (2) the fuzzy logic (FL) technique that is similar to the way humans think and make decisions. FL controllers are used in multiple industries; examples include control engineering, computer vision, pattern recognition, statistics, and data analysis. Presented is a study on the development of a PD motor controller written in very high speed hardware description language (VHDL), and implemented in FL. Four distinct abstractions compose the FL controller, they are the fuzzifier, the rule-base, the fuzzy inference system (FIS), and the defuzzifier. FL is similar to, but different from, Boolean logic; where the output value may be equal to 0 or 1, but it could also be equal to any decimal value between them. This controller is unique because of its VHDL implementation, which uses integer mathematics. To compensate for VHDL's inability to synthesis floating point numbers, a scale factor equal to 10(sup (N/4) is utilized; where N is equal to data word size. The scaling factor shifts the decimal digits to the left of the decimal point for increased precision. PD controllers are ideal for use with servo motors, where position control is effective. This paper discusses control methods for motion-base platforms where a constant velocity equivalent to a spectral resolution of 0.25 cm(exp -1) is required; however, the control capability of this controller extends to various other platforms.

Monroe, Author Gene S., Jr.↗

Flexible Peripheral Component Interconnect Input/Output Card

The Flexible Peripheral Component Interconnect (PCI) Input/Output (I/O) Card is an innovative circuit board that provides functionality to interface between a variety of devices. It supports user-defined interrupts for interface synchronization, tracks system faults and failures, and includes checksum and parity evaluation of interface data. The card supports up to 16 channels of high-speed, half-duplex, low-voltage digital signaling (LVDS) serial data, and can interface combinations of serial and parallel devices. Placement of a processor within the field programmable gate array (FPGA) controls an embedded application with links to host memory over its PCI bus. The FPGA also provides protocol stacking and quick digital signal processor (DSP) functions to improve host performance. Hardware timers, counters, state machines, and other glue logic support interface communications. The Flexible PCI I/O Card provides an interface for a variety of dissimilar computer systems, featuring direct memory access functionality. The card has the following attributes: 8/16/32-bit, 33-MHz PCI r2.2 compliance, Configurable for universal 3.3V/5V interface slots, PCI interface based on PLX Technology's PCI9056 ASIC, General-use 512K 16 SDRAM memory, General-use 1M 16 Flash memory, FPGA with 3K to 56K logical cells with embedded 27K to 198K bits RAM, I/O interface: 32-channel LVDS differential transceivers configured in eight, 4-bit banks; signaling rates to 200 MHz per channel, Common SCSI-3, 68-pin interface connector.

Bigelow, Kirk K.↗

Using Multi-Core Systems for Rover Autonomy

Task Objectives are: (1) Develop and demonstrate key capabilities for rover long-range science operations using multi-core computing, (a) Adapt three rover technologies to execute on SOA multi-core processor (b) Illustrate performance improvements achieved (c) Demonstrate adapted capabilities with rover hardware, (2) Targeting three high-level autonomy technologies (a) Two for onboard data analysis (b) One for onboard command sequencing/planning, (3) Technologies identified as enabling for future missions, (4)Benefits will be measured along several metrics: (a) Execution time / Power requirements (b) Number of data products processed per unit time (c) Solution quality

multi-core↗

Target Trailing With Safe Navigation With Colregs for Maritime Autonomous Surface Vehicles

Systems and methods for operating autonomous waterborne vessels in a safe manner. The systems include hardware for identifying the locations and motions of other vessels, as well as the locations of stationary objects that represent navigation hazards. By applying a computational method that uses a maritime navigation algorithm for avoiding hazards and obeying COLREGS using Velocity Obstacles to the data obtained, the autonomous vessel computes a safe and effective path to be followed in order to accomplish a desired navigational end result, while operating in a manner so as to avoid hazards and to maintain compliance with standard navigational procedures defined by international agreement. The systems and methods have been successfully demonstrated on water with radar and stereo cameras as the perception sensors, and integrated with a higher level planner for trailing a maneuvering target.

Kuwata, Yoshiaki↗

Calculating Conductance of Ion Channels

We have simulated two small ion channels in a water/membrane system, which consists of 71,000-72,000 atoms, and have estimated the conductance by way of counting ions crossing these channels in applied field. The calculated values of conductance have been compared with predictions of the electrodiffusion model. In a recently developed theoretical framework, all commonly used assumptions of the model can be tested. If they are satisfied, which is often the case, the approach provides a rigorous way to extrapolate conductance calculated at one voltage to other voltages. This, in turn, allows for efficient estimations of current-voltage dependence, examining rectifying behavior of channels and calculating the reversal potential. Furthermore, the consistency of the results can be precisely tested. Simulations at microsecond time scales are required to sufficiently reduce statistical errors and separate them from possible systematic errors. Only then the accuracy of the proposed approach can be properly tested. Linking simulations with electrophysiology provides a stringent, highly relevant test for the correctness of computer simulations of ion channels. Considering biological, medical and pharmaceutical importance of these proteins, results of the proposed study might motivate the development of improved hardware and software that would enable applying a similar strategy to more complex channels at longer times.

Ion↗

Telescience operations with the solar array module plasma interaction experiment

The Solar Array Module Plasma Interactions Experiment (SAMPIE) is a flight experiment that flew on the Space Shuttle Columbia (STS-62) in March 1994, as part of the OAST-2 mission. The overall objective of SAMPIE was to determine the adverse environmental interactions within the space plasma of low earth orbit (LEO) on modern solar cells and space power system materials which are artificially biased to high positive and negative direct current (DC) voltages. The two environmental interactions of interest included high voltage arcing from the samples to the space plasma and parasitic current losses. High voltage arcing can cause physical damage to power system materials and shorten expected hardware life. parasitic current losses can reduce power system efficiency because electric currents generated in a power system drain into the surrounding plasma via parasitic resistance. The flight electronics included two programmable high voltage DC power supplies to bias the experiment samples, instruments to measure the surrounding plasma environment in the STS cargo bay, and the on-board data acquisition system (DAS). The DAS provided in-flight experiment control, data storage, and communications through the Goddard Space Flight Center (GSFC) Hitchhiker flight avionics to the GSFC Payload Operations Control Center (POCC). The DAS and the SAMPIE POCC computer systems were designed for telescience operations; this paper will focus on the experiences of the SAMPIE team regarding telescience development and operations from the GSFC POCC during STS-62. The SAMPIE conceptual development, hardware design, and system verification testing were accomplished at the NASA Lewis Research Center (LeRC). SAMPIE was developed under the In-Space Technology Experiment Program (IN-STEP), which sponsors NASA, industry, and university flight experiments designed to enable and enhance space flight technology. The IN-STEP Program is sponsored by the Office of Space Access and Technology (OSAT).

Wald, Lawrence W.↗

Development of space telescope non-ORU hardware

Since 1979 work has progressed in the development of the Hubble Space Telescope (HST) mockup. Underwater simulations to evaluate proposed on-orbit servicing tasks have also been done. These tasks involve the planned changeout of scientific instruments and the unscheduled changeout of other orbital replacement units (ORUs) such as batteries and computers. The HST components and subsystems that originally were designated ORUs were the items that were mission critical and were designed for easy changeout. Mockups of 14 non-ORU items were designed and fabricated for the purpose of evaluating the EVA changetasks in the MSFC Neutral Buoyancy Simulator (NBS). The objectives of this design/fabrication/test activity were to design and fabricate the potential ORUs so they contained realistic interfaces and were compatible with the NBS environments. The attachment of the mockup hardware to the spacecraft mockup was similar to the flight version. Also, the hardware connectors were flight-like.

Robertson, K. B.↗

Computational and Experimental Unsteady Pressures for Alternate SLS Booster Nose Shapes

Delayed Detached Eddy Simulation (DDES) predictions of the unsteady transonic flow about a Space Launch System (SLS) configuration were made with the Fully UNstructured Three-Dimensional (FUN3D) flow solver. The computational predictions were validated against results from a 2.5% model tested in the NASA Ames 11-Foot Transonic Unitary Plan Facility. The peak C(sub p,rms) value was under-predicted for the baseline, Mach 0.9 case, but the general trends of high C(sub p,rms) levels behind the forward attach hardware, reducing as one moves away both streamwise and circumferentially, were captured. Frequency of the peak power in power spectral density estimates was consistently under-predicted. Five alternate booster nose shapes were assessed, and several were shown to reduce the surface pressure fluctuations, both as predicted by the computations and verified by the wind tunnel results.

Braukmann, Gregory J.↗

Orion GNC Mitigation Efforts for Van Allen Radiation

The Orion Crew Module (CM) is NASA's next generation manned space vehicle, scheduled to return humans to lunar orbit in the coming decade. The Orion avionics and GN&C architectures have progressed through a number of project phases and are nearing completion of a major milestone. The first unmanned test mission, dubbed "Exploration Flight Test One" (EFT-1) is scheduled to launch from NASA Kennedy Space Center late next year and provides the first integrated test of all the vehicle systems, avionics and software. The EFT-1 mission will be an unmanned test flight that includes a high speed re-entry from an elliptical orbit, which will be launched on an expendable launch vehicle (ELV). The ELV will place CM and the ELV upper stage into a low Earth orbit (LEO) for one revolution. After the first LEO, the ELV upper stage will re-ignite and place the combined upper stage/CM into an elliptical orbit whose perigee results in a high energy entry to test CM response in a relatively high velocity, high heating environment. While not producing entry velocities as high as those experienced in returning from a lunar orbit, the trajectory was chosen to provide higher stresses on the thermal protection and guided entry systems, as compared against a lower energy LEO entry. However the required entry geometry with constraints on inclination and landing site result in a trajectory that lingers for many hours in the Van Allen radiation belts. This exposes the vehicle and avionics to much higher levels of high energy proton radiation than a typical LEO or lunar trajectory would encounter. As a result, Van Allen radiation poses a significant risk to the Orion avionics system, and particularly the Flight Control Module (FCM) computers that house the GN&C flight software. The measures taken by the Orion GN&C, Flight Software and Avionics teams to mitigate the risks associated with the Van Allen radiation on EFT-1 are covered in the paper. Background on the Orion avionics subsystem is provided, as well as an overview of the GN&C software architecture. The measures taken to handle radiation induced failure of the one or both of the FCM's are presented, and finally simulation and actual hardware-in-the-loop (HWIL) results are shown confirming the validity of the implementation. The paper presents an overview of the Orion avionics architecture describing the GNC sensors, onboard data network as well as the flight control computers and their planned restart capabilities. GN&C sensors include two Orion Inertial Measurement Units (OIMU's), a Vision Processing Unit (VPU) to process camera images, three barometric altimeters and a single GPS receiver. All of the sensors communicate to one of two Power and Data Units (PDU's). The PDU's multiplex analog and serial data from the sensors and write the data to the Orion Data Network (ODN). The OIMU s write measurement messages directly as onto the ODN, but they are routed through PDU network switches.

King, Ellis T.↗

Digital tracking loops for a programmable digital modem

In this paper, an analysis and hardware emulation of the tracking loops for a very flexible programmable digital modem (PDM) will be presented. The modem is capable of being programmed for 2, 4, 8, 16-PSK, 16-QAM, MSK, and Offset-QPSK modulation schemes over a range of data rates from 2.34 to 300 Mbps with programmable spectral occupancy from 1.2 to 1.8 times the symbol rate; these operational parameters are executable in burst or continuous mode. All of the critical processing in both the modulator and demodulator is done at baseband with very high-speed digital hardware and memory. Quadrature analog front-ends are used for translation between baseband and the IF center frequency. The modulator is based on a table lookup approach, where precomputed samples are stored in memory and clocked out according to the incoming data pattern. The sample values are predistorted to counteract the effects of the other filtering functions in the link as well as any transmission impairments. The demodulator architecture was adapted from a joint estimator-detector (JED) mathematical analysis. Its structure is applicable to most signalling formats that can be represented in a two-dimensional space. The JED realization uses interdependent, mutually aiding tracking loops with post-detection data feedback. To expedite and provide for more reliable synchronization, initial estimates for these loops are computed in a parallel acquisition processor. The cornerstone of the demodulator realization is the pre-averager received data filter which allows operation over a broad range of data rates without any hardware changes and greatly simplifies the implementation complexity. The emulation results confirmed tracking loop operation over the entire range of operational parameters listed above, as well as the capability of achieving and maintaining synchronization at BER's in excess of 10(exp -1). The emulation results also showed very close agreement with the tracking loop analysis, and validated the resolution apportionment of the various hardware elements in the tracking loops.

Poklemba, John J.↗

Thermal Design and Flight Experience of the Mars Exploration Rover Spacecraft Computer-Controlled, Propulsion Line Heaters

The viewgraph presentation examines propulsion line heater design and problems in the Mars Rover. Topics include a Mars Exploration Rover (MER) project description and MER spacecraft configuration, mission overview, MER cruise stage hardware, thermal design drivers in the propulsion lines, propulsion line control set points prior to launch, MER A and B flight trajectories, MER A early and mid cruise flight experience, MER A and B mid cruise flight experience, MER B late cruise flight experience, and lessons learned

propulsion lines↗

A High-Availability, Distributed Hardware Control System Using Java

Two independent coronagraph experiments that require 24/7 availability with different optical layouts and different motion control requirements are commanded and controlled with the same Java software system executing on many geographically scattered computer systems interconnected via TCP/IP. High availability of a distributed system requires that the computers have a robust communication messaging system making the mix of TCP/IP (a robust transport), and XML (a robust message) a natural choice. XML also adds the configuration flexibility. Java then adds object-oriented paradigms, exception handling, heavily tested libraries, and many third party tools for implementation robustness. The result is a software system that provides users 24/7 access to two diverse experiments with XML files defining the differences

high-availability↗

The application of digital techniques to the analysis of metallurgical experiments

The application of a specific digital computer system (known as the Image Data Processing System) to the analysis of three NASA-sponsored metallurgical experiments is discussed in some detail. The basic hardware and software components of the Image Data Processing System are presented. Many figures are presented in the discussion of each experimental analysis in an attempt to show the accuracy and speed that the Image Data Processing System affords in analyzing photographic images dealing with metallurgy, and in particular with material processing.

Rathz, T. J.↗

On-line structural parameter identification

Algorithms are presented for on-line parameter identification of structural dynamic systems. As an example, they are used to calculate the parameters of a modal model of a flexible beam. The algorithms are tested using hardware consisting of a 12 ft. beam with four voice coil actuators and nine noncontacting displacement sensors. They are programmed in a CDC Cyber 175 digital computer which provides input command signals for the actuators, reads the sensor data, and processes the algorithm to calculate consistent estimates of the modal parameters of the beam. Experimental results are compared with those of simulation analysis.

Thau, F. E.↗

User's guide to noise data acquisition and analysis programs for HP9845: Nicolet analyzers

A software interface package was written for use with a desktop computer and two models of single channel Fast Fourier analyzers. This software features a portable measurement and analysis system with several options. Two types of interface hardware can alternately be used in conjunction with the software. Either an IEEE-488 Bus interface or a 16-bit parallel system may be used. Two types of storage medium, either tape cartridge or floppy disc can be used with the software. Five types of data may be stored, plotted, and/or printed. The data types include time histories, narrow band power spectra, and narrow band, one-third octave band, or octave band sound pressure level. The data acquisition programming includes a front panel remote control option for the FFT analyzers. Data analysis options include choice of line type and pen color for plotting.

Mcgary, M. C.↗

RAMP - A fault tolerant distributed microcomputer structure for aircraft navigation and control

Design methodologies for realizing future high authority autoflight control systems are being investigated, taking into account also the study of distributed microcomputer architectures. Attention is given to the redundant asynchronous microprocessor (RAMP) structure. RAMP comprises a connected network of microcomputers which has as input command and sensor information, and which generates servo information to drive actuators, and thrust linkages. Tolerance to hardware failures is achieved by static redundancy. Results of a failed microcomputer are simply rejected. This is done in lieu of dynamic redundancy wherein the distributed computer system performs real time fault detection and reconfiguration of the system. Attention is given to the RAMP network structure and operation, flight control with parallel asynchronous computers, and intermittent fault tolerance.

Dunn, W. R.↗