SEARCH · Engineering Papers
Search indexed NASA NTRS and DOE OSTI research on propulsion, heat transfer, battery materials and energy systems. Follow report and document links to the original sources.
Quote a phrase for an exact phrase match. Source license links do not imply unrestricted reuse.
In this paper, fast time- and Space -Parallel agorithms for solution of linear parabolic PDEs are developed. It is shown that the seemingly strictly serial iterations of the time-stepping procedure for solution of the problem can be completed decoupled.
This paper investigates the topology of self-motion manifolds for serial redundant manipulators with revolute joints in the presence of joint limits. It is known that the preimages of singular taskpoints divide the configuration space into regions where self-motion manifolds are homotopic.
Weather prediction and hurricane tracking would greatly benefit of a continuous imaging capability of a hemisphere at millimeter wave frequencies. We are developing a synthetic thinned aperture radiometer (STAR) prototype operating from 50 to 56 GHz as a ground-based testbed to demonstrate the technologies needed to do full earth disk atmospheric temperature soundings from Geostationary orbit with very high spatial resolution. The prototype consists of a Y-array of 24 MMIC receivers that are compact units implemented with low noise InP MMIC LNAs, second harmonic I-Q mixers, low power IF amplifiers and include internal digital bias control with serial line communication to enable low cost testing and system integration. Furthermore, this prototype STAR includes independent LO and noise calibration signal phase switching circuitry for each arm of the Y-array to verify the operation and calibration of the system.
In this paper we propose an innovative channel coding scheme called 'Accumulate Repeat Accumulate codes' (ARA). This class of codes can be viewed as serial turbo-like codes, or as a subclass of Low Density Parity Check (LDPC) codes, thus belief propagation can be used for iterative decoding of ARA codes on a graph. The structure of encoder for this class can be viewed as precoded Repeat Accumulate (RA) code or as precoded Irregular Repeat Accumulate (IRA) code, where simply an accumulator is chosen as a precoder. Thus ARA codes have simple, and very fast encoder structure when they representing LDPC codes. Based on density evolution for LDPC codes through some examples for ARA codes, we show that for maximum variable node degree 5 a minimum bit SNR as low as 0.08 dB from channel capacity for rate 1/2 can be achieved as the block size goes to infinity. Thus based on fixed low maximum variable node degree, its threshold outperforms not only the RA and IRA codes but also the best known LDPC codes with the dame maximum node degree. Furthermore by puncturing the accumulators any desired high rate codes close to code rate 1 can be obtained with thresholds that stay close to the channel capacity thresholds uniformly. Iterative decoding simulation results are provided. The ARA codes also have projected graph or protograph representation that allows for high speed decoder implementation.
Multicolor detectors have a strong potential to replace conventional single-color detectors in application dealing with the simultaneous detection of more than one wavelength. This will lead to the reduction of heavy and complex optical components now required for spectral discrimination for multi-wavelengths applications. This multicolor technology is simpler, lighter, compact and cheaper with respect to the single-color ones. In this paper, Sb-based two-color detectors fabrication and characterization are presented. The color separation is achieved by fabricating dual band pn junction on a GaSb substrate. The first band consists of an InGaAsSb pn junction for long wavelength detection, while the second band consists of a GaSb pn junction for shorter wavelength detection. Three metal contacts were deposited to access the individual junctions. Surface morphology of multi-layer thin films and also device characteristics of quasi-dual band photodetector were characterized using standard optical microscope and electro-optic techniques respectively. Dark current measurements illustrated the diode behavior of both lattice-matched detector bands. Spectral response measurements indicated either independent operation of both detectors simultaneously, or selective operation of one detector, by the polarity of the bias voltage, while serially accessing both devices.
Pratt & Whitney Rocketdyne, Inc., in cooperation with NASA-Marshall Space Flight Center (MSFC), has developed a new Advanced Health Management System (AHMS) controller for the Space Shuttle Main Engine (SSME) that will increase the probability of successfully placing the shuttle into the intended orbit and increase the safety of the Space Transportation System (STS) launches. The AHMS is an upgrade o the current Block II engine controller whose primary component is an improved vibration monitoring system called the Real-Time Vibration Monitoring System (RTVMS) that can effectively and reliably monitor the state of the high pressure turbomachinery and provide engine protection through a new synchronous vibration redline which enables engine shutdown if the vibration exceeds predetermined thresholds. The introduction of this system required improvements and modification to the Block II controller such as redesigning the Digital Computer Unit (DCU) memory and the Flight Accelerometer Safety Cut-Off System (FASCOS) circuitry, eliminating the existing memory retention batteries, installation of the Digital Signal Processor (DSP) technology, and installation of a High Speed Serial Interface (HSSI) with accompanying outside world connectors. Test stand hot-fire testing along with lab testing have verified successful implementation and is expected to reduce the probability of catastrophic engine failures during the shuttle ascent phase and improve safely by about 23% according to the Quantitative Risk Assessment System (QRAS), leading to a safer and more reliable SSME.
The Radiation Hardened Electronics for Space Environments (RHESE) project consists of a series of tasks designed to develop and mature a broad spectrum of radiation hardened and low temperature electronics technologies. Three approaches are being taken to address radiation hardening: improved material hardness, design techniques to improve radiation tolerance, and software methods to improve radiation tolerance. Within these approaches various technology products are being addressed including Field Programmable Gate Arrays (FPGA), Field Programmable Analog Arrays (FPAA), MEMS Serial Processors, Reconfigurable Processors, and Parallel Processors. In addition to radiation hardening, low temperature extremes are addressed with a focus on material and design approaches.
EIGER (Electromagnetic Interactions GenERalized) is a frequency-domain electromagnetics software package that is built upon a flexible framework, designed using object-oriented techniques. The analysis methods used include moment method solutions of integral equations, finite element solutions of partial differential equations, and combinations thereof. The framework design permits new analysis techniques (boundary conditions, Green#s functions, etc.) to be added to the software suite with a sensible effort. The code has been designed to execute (in serial or parallel) on a wide variety of platforms from Intel-based PCs and Unix-based workstations. Recently, new potential integration scheme s that avoid singularity extraction techniques have been added for integral equation analysis. These new integration schemes are required for facilitating the use of higher-order elements and basis functions. Higher-order elements are better able to model geometrical curvature using fewer elements than when using linear elements. Higher-order basis functions are beneficial for simulating structures with rapidly varying fields or currents. Results presented here will demonstrate curren t and future capabilities of EIGER with respect to analysis of installed antenna system performance in support of NASA#s mission of exploration. Examples include antenna coupling within an enclosed environment and antenna analysis on electrically large manned space vehicles.
Mentor's DxDesigner and Expedition schematic capture and printed circuit board tools were chosen to implement a custom high speed signal processing board containing many high pin count Field Programmable Gate Arrays and many high speed serial connections with data rates over 2 Gigasamples/sec. The methodology used to place the parts and route the board involved the interaction of both the DxDesigner and Expedition tools. The basic design philosophy was to specify as much as possible through design constraints at the schematic level. This paper will explore implementing that philosophy in both tools to facilitate part placement and trace routing.
A parallel integrated frame synchronizer which implements a sequential pipeline process wherein serial data in the form of telemetry data or weather satellite data enters the synchronizer by means of a front-end subsystem and passes to a parallel correlator subsystem or a weather satellite data processing subsystem. When in a CCSDS mode, data from the parallel correlator subsystem passes through a window subsystem, then to a data alignment subsystem and then to a bit transition density (BTD)/cyclical redundancy check (CRC) decoding subsystem. Data from the BTD/CRC decoding subsystem or data from the weather satellite data processing subsystem is then fed to an output subsystem where it is output from a data output port.
A rotary machine having a pair of back to back turbines in serial flow relationship is disclosed. Various construction details are developed which permit for a compact design. In one detailed embodiment the turbine has a housing having an inlet manifold and an exit manifold which are disposed between the outlet manifold for an associated turbopump.
Several improved turbo code apparatuses and methods. The invention encompasses several classes: (1) A data source is applied to two or more encoders with an interleaver between the source and each of the second and subsequent encoders. Each encoder outputs a code element which may be transmitted or stored. A parallel decoder provides the ability to decode the code elements to derive the original source information d without use of a received data signal corresponding to d. The output may be coupled to a multilevel trellis-coded modulator (TCM). (2) A data source d is applied to two or more encoders with an interleaver between the source and each of the second and subsequent encoders. Each of the encoders outputs a code element. In addition, the original data source d is output from the encoder. All of the output elements are coupled to a TCM. (3) At least two data sources are applied to two or more encoders with an interleaver between each source and each of the second and subsequent encoders. The output may be coupled to a TCM. (4) At least two data sources are applied to two or more encoders with at least two interleavers between each source and each of the second and subsequent encoders. (5) At least one data source is applied to one or more serially linked encoders through at least one interleaver. The output may be coupled to a TCM. The invention includes a novel way of terminating a turbo coder.
A method and system for testing a test object, such as a satellite, is disclosed. High energy acoustic testing is performed on the object by assembling an acoustical system about the test object rather than transporting the test object to a specially configured acoustic chamber. The acoustic system of the present invention preferably provides and directs acoustic energy directly to the surfaces of the test object rather than providing the test object in a high energy acoustic environment where a substantial amount of the acoustic energy is randomly directed within a chamber having the test object. Additionally, the present invention further provides for mechanical vibration tests concurrently or serially with acoustic testing, wherein the object is not required to be transported.
A multiple bypass turbofan engine includes a core Brayton Cycle gas generator with a fuel rich burning combustor and is provided with a variable supercharged bypass duct around the gas generator with a supercharging means in the supercharged bypass duct powered by a turbine not mechanically connected to the gas generator. The engine further includes a low pressure turbine driven forward fan upstream and forward of an aft fan and drivingly connected to a low pressure turbine by a low pressure shaft, the low pressure turbine being aft of and in serial flow communication with the core gas generator. A fan bypass duct is disposed radially outward of the core engine assembly and has first and second inlets disposed between the forward and aft fans. An inlet duct having an annular duct wall is disposed radially inward of the bypass duct and connects the second inlet to the bypass duct. A supercharger means for compressing air is drivingly connected to the low pressure turbine and is disposed in the inlet duct. A secondary combustor or augmentor is disposed in an exhaust duct downstream of and in fluid flow communication with the bypass duct and the gas generator.
A storage control system includes an apparatus and method for user control of a storage interface to operate a storage medium to store data obtained by a real-time data acquisition system. Digital data received in serial format from the data acquisition system is first converted to a parallel format and then provided to the storage interface. The operation of the storage interface is controlled in accordance with instructions based on user control input from a user. Also, a user status output is displayed in accordance with storage data obtained from the storage interface. By allowing the user to control and monitor the operation of the storage interface, a stand-alone, user-controllable data storage system is provided for storing the digital data obtained by a real-time data acquisition system.
A method, computer readable storage, and apparatus for implementing a recursive hierarchical segmentation algorithm on a parallel computing platform. The method includes setting a bottom level of recursion that defines where a recursive division of an image into sections stops dividing, and setting an intermediate level of recursion where the recursive division changes from a parallel implementation into a serial implementation. The segmentation algorithm is implemented according to the set levels. The method can also include setting a convergence check level of recursion with which the first level of recursion communicates with when performing a convergence check.
Microorganisms in a specimen are detected, identified, and enumerated by introducing the specimen into a sampling cartridge and diluting the specimen with a known volume of water within the cartridge. The cartridge has a manifold and several cassettes attached to the manifold. Each cassette contains a serpentine flow channel having a series of filters therein and a detection cell located downstream from each filter. The flow channel in each cassette also contains a culture medium which is freeze dried and is highly selective in the sense that it promotes the growth of one type of microorganism, but not others. The mixture of the specimen and water flows from the manifold into the flow channel of each cassette where it rehydrates the culture medium therein and further flows through the filters. Each filter removes a known proportion of the microorganisms from the mixture of specimen, water and medium, thereby effecting a serial dilution. After the cassettes are heated to incubate the microoganisms, the detection cells are observed for growth of the microorganisms therein which is manifested in a change in the light transmitting characteristics of the mixtures within the cells.
A totally digital single chip camera includes communications to operate most of its structure in serial communication mode. The digital single chip camera include a D/A converter for converting an input digital word into an analog reference signal. The chip includes all of the necessary circuitry for operating the chip using a single pin.