SEARCH · Engineering Papers
Search indexed NASA NTRS and DOE OSTI research on propulsion, heat transfer, battery materials and energy systems. Follow report and document links to the original sources.
Quote a phrase for an exact phrase match. Source license links do not imply unrestricted reuse.
We present a novel entropy coding technique which is based on recursive interleaving of variable-to-variable length binary source codes. We discuss code design and performance estimation methods, as well as practical encoding and decoding algorithms.
This paper introduces a trellis coded modulation (TCM) scheme for non-coherent multiple full response M-ary CPFSK with modulation index 1/M. A proper branch metric for the trellis decoder is obtained by employing a simple approximation of the modified Bessel function for large signal to noise ratio (SNR). Pairwise error probability of coded sequences is evaluated by applying a linear approximation to the Rician random variable.
We present a novel entropy coding technique which is adaptable in that each bit to be encoded may have an associated probability esitmate which depends on previously encoded bits. The technique may have advantages over arithmetic coding. The technique can achieve arbitrarily small redundancy and admits a simple and fast decoder.
We construct a protograph-based rate-compatible family of low-density parity-check codes that cover a very wide range of rates from 1/2 to 16/17, perform within about 0.5 dB of their capacity limits for all rates, and can be decoded conveniently and efficiently with a common hardware implementation.
In this paper, we present two encoding methods for block-circulant LDPC codes. The first is an iterative encoding method based on the erasure decoding algorithm, and the computations required are well organized due to the block-circulant structure of the parity check matrix. The second method uses block-circulant generator matrices, and the encoders are very similar to those for recursive convolutional codes. Some encoders of the second type have been implemented in a small Field Programmable Gate Array (FPGA) and operate at 100 Msymbols/second.
This paper reports recent single-event effects results for a variety of microelectronic devices that include an ADC, DAC, supervisory circuit, FIFO and a Viterbi decoder. The data was collected to evaluate these devices for possible use in NASA spacecraft.
Telemetry is the process whereby physiological or other data is acquired by instruments, translated into radio signals and j sent to a receiving station where the signals are decoded and recorded. Extensively used in I space operations, it is finding new Earth applications, among them transmission of medical data between emergency vehicles and hospitals. For example, transmission of an electrocardiogram from an ambulance to a hospital enables a physician to read the telemetered EKG and advise ambulance attendants on emergency procedures. Central Medical Emergency Dispatch (CMED) operates as a regional emergency medical communications center for Cleveland, Ohio and Cuyahoga County. The CMED system includes radio and telephone communications from hospital-to-hospital and from ambulance-to-hospital, but for improved emergency life support CMED sought to add a county-wide telemetry capability. The problem was that there were only eight radio frequencies available for telemetry and there were more than 30 potential users in Cleveland alone. NASA's Lewis Research Center volunteered its expert assistance. The Center's engineers studied the systems of other telemetry using cities, surveyed area hospitals to assure compatibility of telemetry equipment, and advised what types of equipment would be needed in emergency vehicles and at the various hospitals. The Lewis plan suggested that CMED be designated the central coordinating agency for the Cuyahoga County system, monitoring all telemetry frequencies and, when requested, assigning one not in use or one to be used at a sufficient distance that it would create no interference problem.
A temperature sensor comprising an optical transducer member having an array of birefringent crystals. The length and, accordingly, the sensitivity to temperature change of successive birefringent crystals varies according to a particular relationship. The transducer is interconnected with a fiber optic transmission and detecting system. Respective optical output signals that are transmitted from the birefringent crystals via the fiber optic transmission system are detected and decoded so as to correspond to digits of a numbering system, whereby an accurate digital representation of temperature can ultimately be provided.
A method and apparatus for holographically processing optical signals in a fiber-optic sensor system. In the present invention, holographic processors are utilized in various combinations with light sources, fiber-optic transmission means, sensors and detectors to provide low cost, compact, sensitive and accurate sensor systems. By means of the holographic processors of the present invention, the aforementioned sensor systems are used to monitor such physical parameters as temperature, pressure, flow-rate, and the like, and to provide output signal indications thereof that are compatible with digital receiving stations and immune to electro-magnetic interference, hazardous atmosphere, and the inimical effects of inadvertent intensity variation due to equipment vibration and the like. In one typical embodiment, a pair of holographic processors are employed in a color multiplex-demultiplex sensor system in which a first holographic processor is employed to color multiplex a sensor signal and a second holographic processor is employed to decode the color-multiplexed signal into a binary pattern that is then transmitted onto a set of photodetectors. In each of the embodiments of the invention disclosed, a unique geometrical orientation of a hologram is utilized to minimize spurious signal interference that would otherwise hamper or totally preclude the holographic processing.
A flexible reference voltage circuit includes a circuit for producing a first digital signal representative of a range of reference voltage levels; a circuit for producing a second digital signal representative of a selected reference voltage level within the range of reference voltage levels; an adder for adding the first and second digital signals to produce a third digital signal; and a digital to analog converter for providing an output voltage in response to the third digital signal. The method of producing a flexible reference voltage performed by the circuit is also claimed. The invention can be used with a differential protection circuit to provide a series of trip level ranges, with a series of selectable trip levels in each range. This is accomplished in a high accuracy circuit which is relatively simple to construct, thereby minimizing size and complexity of the current sensor module, in differential protection applications, or the circuitry, if used in a power system controller. Standard digital logic components can be used to perform the necessary range/level decoding.
A secure communications system multiplexes segments of the information signal for keyed encoding and modulation onto a plurality of different carrier frequencies and/or polarizations, and transmits the encoded carriers to multi-channel signal summing receivers that decode the segments from all channels, to reassemble the information signal for use by authorized stations with a key. The use of the multi-channel link and the summing receiver allows the greatest number of different coding algorithms for accommodating the greatest number of discrete secure channels.
An absolute optical linear or rotary encoder which encodes the motion of an object (3) with increased resolution and encoding range and decreased sensitivity to damage to the scale includes a scale (5), which moves with the object and is illuminated by a light source (11). The scale carries a pattern (9) which is imaged by a microscope optical system (13) on a CCD array (17) in a camera head (15). The pattern includes both fiducial markings (31) which are identical for each period of the pattern and code areas (33) which include binary codings of numbers identifying the individual periods of the pattern. The image of the pattern formed on the CCD array is analyzed by an image processor (23) to locate the fiducial marking, decode the information encoded in the code area, and thereby determine the position of the object.
Digital data coders/decoders are used extensively in video transmission. A digitally encoded video signal is separated into subbands. Separating the video into subbands allows transmission at low data rates. Once the data is separated into these subbands it can be coded and then decoded by statistical coders such as the Lempel-Ziv based coder.
The present invention provides a method of decoding a spread spectrum composite signal, the composite signal comprising plural user signals that have been spread with plural respective codes, wherein each coded signal is despread, averaged to produce a signal value, analyzed to produce a tentative decision, respread, summed with other respread signals to produce combined interference signals, the method comprising scaling the combined interference signals with a weighting factor to produce a scaled combined interference signal, scaling the composite signal with the weighting factor to produce a scaled composite signal, scaling the signal value by the complement of the weighting factor to produce a leakage signal, combining the scaled composite signal, the scaled combined interference signal and the leakage signal to produce an estimate of a respective user signal.
Multiplier units of the modified Booth decoder and carry-save adder/full adder combination are used to implement a pipeline active filter wherein pixel data is processed sequentially, and each pixel need only be accessed once and multiplied by a predetermined number of weights simultaneously, one multiplier unit for each weight. Each multiplier unit uses only one row of carry-save adders, and the results are shifted to less significant multiplier positions and one row of full adders to add the carry to the sum in order to provide the correct binary number for the product Wp. The full adder is also used to add this product Wp to the sum of products .SIGMA.Wp from preceding multiply units. If m.times.m multiplier units are pipelined, the system would be capable of processing a kernel array of m.times.m weighting factors.
This viewgraph presentation reviews the use of protograph Low Density Parity Check (LDPC) codes for erasure channels. A protograph is a Tanner graph with a relatively small number of nodes. A "copy-and-permute" operation can be applied to the protograph to obtain larger derived graphs of various sizes. For very high code rates and short block sizes, a low asymptotic threshold criterion is not the best approach to designing LDPC codes. Simple protographs with much regularity and low maximum node degrees appear to be the best choices Quantized-rateless protograph LDPC codes can be built by careful design of the protograph such that multiple puncturing patterns will still permit message passing decoding to proceed
When a planet orbits inside a debris disk like the disk around Vega or Beta Pictoris, the planet may be invisible, but the patterns it creates in the disk may give it away. Observing and decoding these patterns may be the only way we can detect exo-Neptunes orbiting more than 20 AU from their stars, and the only way we can spot planets in systems undergoing the late stages of planet formation. Fortunately, every few months, a new image of a debris disk appears with curious structures begging for explanation. I'll describe some new ideas in the theory of these planet-disk interactions and provide a buyers guide to the latest models (and the planets they predict).
A document describes the Interplanetary Overlay Networking Protocol Accelerator (IONAC) an electronic apparatus, now under development, for relaying data at high rates in spacecraft and interplanetary radio-communication systems utilizing a delay-tolerant networking protocol. The protocol includes provisions for transmission and reception of data in bundles (essentially, messages), transfer of custody of a bundle to a recipient relay station at each step of a relay, and return receipts. Because of limitations on energy resources available for such relays, data rates attainable in a conventional software implementation of the protocol are lower than those needed, at any given reasonable energy-consumption rate. Therefore, a main goal in developing the IONAC is to reduce the energy consumption by an order of magnitude and the data-throughput capability by two orders of magnitude. The IONAC prototype is a field-programmable gate array that serves as a reconfigurable hybrid (hardware/ firmware) system for implementation of the protocol. The prototype can decode 108,000 bundles per second and encode 100,000 bundles per second. It includes a bundle-cache static randomaccess memory that enables maintenance of a throughput of 2.7Gb/s, and an Ethernet convergence layer that supports a duplex throughput of 1Gb/s.