Engineering Papers⌕ Search

SEARCH · Engineering Papers

Results for “INTERCONNECTIONS”

Search indexed NASA NTRS and DOE OSTI research on propulsion, heat transfer, battery materials and energy systems. Follow report and document links to the original sources.

Quote a phrase for an exact phrase match. Source license links do not imply unrestricted reuse.

At least 1,351 records · Page 75

Multiprocessor architecture: Synthesis and evaluation

Multiprocessor computed architecture evaluation for structural computations is the focus of the research effort described. Results obtained are expected to lead to more efficient use of existing architectures and to suggest designs for new, application specific, architectures. The brief descriptions given outline a number of related efforts directed toward this purpose. The difficulty is analyzing an existing architecture or in designing a new computer architecture lies in the fact that the performance of a particular architecture, within the context of a given application, is determined by a number of factors. These include, but are not limited to, the efficiency of the computation algorithm, the programming language and support environment, the quality of the program written in the programming language, the multiplicity of the processing elements, the characteristics of the individual processing elements, the interconnection network connecting processors and non-local memories, and the shared memory organization covering the spectrum from no shared memory (all local memory) to one global access memory. These performance determiners may be loosely classified as being software or hardware related. This distinction is not clear or even appropriate in many cases. The effect of the choice of algorithm is ignored by assuming that the algorithm is specified as given. Effort directed toward the removal of the effect of the programming language and program resulted in the design of a high-level parallel programming language. Two characteristics of the fundamental structure of the architecture (memory organization and interconnection network) are examined.

Standley, Hilda M.↗

Burst-Compression And -Expansion For TDMA Communication

Burst-compression and -expansion technique enables interconnection of users transmitting and receiving data at rates asynchronous with respect to clocks within ground terminals of satellite-switched, time-division-multiple-access (TDMA) communication network. Matrix switch aboard satellite routes bursts of data from source users received on uplink antennas to downlink antennas illuminating ground areas containing destination users. TDMA ground terminal compresses streams of data from source users into rapid bursts for transmission and reexpands bursts of received data into slower streams of data for delivery to destination users. Greater flexibility in interconnecting widely dispersed users achieved by use of hopping beams.

Budinger, James M.↗

Distributed computing system with dual independent communications paths between computers and employing split tokens

This is a distributed computing system providing flexible fault tolerance; ease of software design and concurrency specification; and dynamic balance of the loads. The system comprises a plurality of computers each having a first input/output interface and a second input/output interface for interfacing to communications networks each second input/output interface including a bypass for bypassing the associated computer. A global communications network interconnects the first input/output interfaces for providing each computer the ability to broadcast messages simultaneously to the remainder of the computers. A meshwork communications network interconnects the second input/output interfaces providing each computer with the ability to establish a communications link with another of the computers bypassing the remainder of computers. Each computer is controlled by a resident copy of a common operating system. Communications between respective ones of computers is by means of split tokens each having a moving first portion which is sent from computer to computer and a resident second portion which is disposed in the memory of at least one of computer and wherein the location of the second portion is part of the first portion. The split tokens represent both functions to be executed by the computers and data to be employed in the execution of the functions. The first input/output interfaces each include logic for detecting a collision between messages and for terminating the broadcasting of a message whereby collisions between messages are detected and avoided.

Rasmussen, Robert D.↗

Thermal cycle testing of Space Station Freedom solar array blanket coupons

Lewis Research Center is presently conducting thermal cycle testing of solar array blanket coupons that represent the baseline design for Space Station Freedom. Four coupons were fabricated as part of the Photovoltaic Array Environment Protection (PAEP) Program, NAS 3-25079, at Lockheed Missile and Space Company. The objective of the testing is to demonstrate the durability or operational lifetime of the solar array welded interconnect design within the durability or operational lifetime of the solar array welded interconnect design within a low earth orbit (LEO) thermal cycling environment. Secondary objectives include the observation and identification of potential failure modes and effects that may occur within the solar array blanket coupons as a result of thermal cycling. The objectives, test articles, test chamber, performance evaluation, test requirements, and test results are presented for the successful completion of 60,000 thermal cycles.

Scheiman, David A.↗

Experience with abstract notation one

The development of computer science has produced a vast number of machine architectures, programming languages, and compiler technologies. The cross product of these three characteristics defines the spectrum of previous and present data representation methodologies. With regard to computer networks, the uniqueness of these methodologies presents an obstacle when disparate host environments are to be interconnected. Interoperability within a heterogeneous network relies upon the establishment of data representation commonality. The International Standards Organization (ISO) is currently developing the abstract syntax notation one standard (ASN.1) and the basic encoding rules standard (BER) that collectively address this problem. When used within the presentation layer of the open systems interconnection reference model, these two standards provide the data representation commonality required to facilitate interoperability. The details of a compiler that was built to automate the use of ASN.1 and BER are described. From this experience, insights into both standards are given and potential problems relating to this development effort are discussed.

Harvey, James D.↗

Science network resources: Distributed systems

The Master Directory, which is overview information about whole data sets, is outlined. The data system environment is depicted. The question is explored of what is a prototype international directory including purpose and features. Advantages of on-line directories are listed. Interconnected directory assumptions are given. A description of given of DIF (Directory Interchange Format), which is an exchange file for directory information, along with information content of DIF and directories. The directory population status is given in a percentage viewgraph. The present and future directory interconnections status at GSFC is also listed.

Cline, Neal↗

Single event induced transients in I/O devices - A characterization

The results of single-event upset (SEU) testing performed to evaluate the parametric transients, i.e., amplitude and duration, in several I/O devices, and the impact of these transients are discussed. The failure rate of these devices is dependent on the susceptibility of interconnected devices to the resulting transient change in the output of the I/O device. This failure rate, which is a function of the susceptibility of the interconnected device as well as the SEU response of the I/O device itself, may be significantly different from an upset rate calculated without taking these factors into account. The impact at the system level is discussed by way of an example.

Newberry, D. M.↗

Optimized testing of meshes

Efficient testing techniques for two-dimensional mesh interconnection networks are presented. The tests cover faults in the arbitration logic of the switches; this includes an examination of fault detection in the data paths, routing, and control circuitry, including the conflict resolution capabilities of mesh interconnection networks using topological test methods. The proposed methods are not implementation specific and can be applied to any design with a mesh topology. The topology and behavior of the network are described and definitions are presented. The fault model is defined and parallel testing methods for the entire network are given.

Malek, Miroslaw↗

Time variant analysis of large scale constrained rotorcraft systems dynamics - An exploitation of IBM-3090 vector-processor's pipe-lining feature

A generalized algorithmic procedure is presented for handling the constraints in transmissions, which are treated as a multibody system of interconnected rigid/flexible bodies. The type of constraints are classified based on the interconnection of the bodies, assuming one or more points of contact to exist between them. The method is explained through flow charts and configuration/interaction tables. A significant increase in speed of execution is achieved by vectorizing the developed code in computationally intensive areas. The study of an example consisting of two meshing disks rotating at high angular velocity is carried out. The dynamic behavior of the constraint forces associated with the generalized coordinates of the system are plotted by selecting various modes. Applications are intended for the study of dynamic and subsequent prediction of constraint forces at the gear teeth contacting points in helicopter transmissions with the aim of improving performance dependability.

Amirouche, F. M. L.↗

Custom CMOS Reed Solomon coder for the Hubble Space Telescope

A VLSI coder is presented that can function either as an encoder or decoder for Reed-Solomon codes. VLSI is one approach to implementing high-performance Reed-Solomon decoders. There are three VLSI technologies that could be used: gate arrays, standard cells, and full custom. The first two approaches are relatively easy to implement, but are limited in both performance and density. Full-custom VLSI is used to achieve both circuit density and speed, and allows control of the amount of interconnect. Speed, which is a function of capacitance, which is a function of interconnect, is an important parameter in high-performance VLSI. A single 8.2 mm x 8.4 mm, 200,000 transistor CMOS chip implementation of the Reed-Solomon code required by the Hubble Space Telescope is reported. The chip features a 10-MHz sustained byte rate independent of error pattern. The 1.6-micron CMOS integrated circuit has complete decoder and encoder functions and uses a single data/system clock. Block lengths up to 255 bytes and shortened codes are supported with no external buffering. Erasure corrections and random error corrections are supported with programmable correction of up to 10 symbol errors. Correction time is independent of error pattern and the number of errors in the incoming message.

Whitaker, S.↗

Flexible, Thin-Film Solar-Cell Blanket

Much of available area used to absorb solar energy. Proposed blanket of solar photovoltaic cells mounted on exterior surface of equipment it powers. Readily conforms to irregular shapes. Does not require separate supporting structure and saves space. Not added on to equipment but constitutes an integral part of it. Interconnection wiring deposited on sheet photolithographically or by other suitable masking/fabrication methods. Complete blanket, including cells and interconnections, fabricated as rigid unit directly on, and supported by, nonplanar surface to be covered.

Stella, Paul M.↗

A Large-Grain Mapping Approach for Multiprocessor Systems Through Data Flow Model Ph.D. Thesis

A large-grain level mapping method is presented of numerical oriented applications onto multiprocessor systems. The method is based on the large-grain data flow representation of the input application and it assumes a general interconnection topology of the multiprocessor system. The large-grain data flow model was used because such representation best exhibits inherited parallelism in many important applications, e.g., CFD models based on partial differential equations can be presented in large-grain data flow format, very effectively. A generalized interconnection topology of the multiprocessor architecture is considered, including such architectural issues as interprocessor communication cost, with the aim to identify the 'best matching' between the application and the multiprocessor structure. The objective is to minimize the total execution time of the input algorithm running on the target system. The mapping strategy consists of the following: (1) large-grain data flow graph generation from the input application using compilation techniques; (2) data flow graph partitioning into basic computation blocks; and (3) physical mapping onto the target multiprocessor using a priority allocation scheme for the computation blocks.

Kim, Hwa-Soo↗

Artificial intelligence approach to planning the robotic assembly of large tetrahedral truss structures

An assembly planner for tetrahedral truss structures is presented. To overcome the difficulties due to the large number of parts, the planner exploits the simplicity and uniformity of the shapes of the parts and the regularity of their interconnection. The planning automation is based on the computational formalism known as production system. The global data base consists of a hexagonal grid representation of the truss structure. This representation captures the regularity of tetrahedral truss structures and their multiple hierarchies. It maps into quadratic grids and can be implemented in a computer by using a two-dimensional array data structure. By maintaining the multiple hierarchies explicitly in the model, the choice of a particular hierarchy is only made when needed, thus allowing a more informed decision. Furthermore, testing the preconditions of the production rules is simple because the patterned way in which the struts are interconnected is incorporated into the topology of the hexagonal grid. A directed graph representation of assembly sequences allows the use of both graph search and backtracking control strategies.

Homemdemello, Luiz S.↗

Superconductivity devices: Commercial use of space

High T sub C superconducting thick film were prepared by a screen printing process. Y-based (YBa2Cu3O(7-x) superconducting thick film were printed on 211/Al2O3, SNT/Al2O3, and YSZ substrates. Because of poor adhesion of the superconductor thick films to 211/Al2O3 and SNT/Al2O3 substrates, relatively low T sub C and J sub C values were obtained from the films printed on these substrates. Critical temperatures (T sub C) of YBa2Cu3O(7-x) thick films deposited on 211/Al2O3 and SNT/Al2O3 substrates were about 80 K. The critical current densities (J sub C) of these films were less than 2 A/sq cm. Higher T sub C and J sub C YBa2Cu3O(7-x) thick films were printed on YSZ substrates. A YBa2Cu3O(7-x) thick film with T sub C=86.4 and J sub C= 50.4 A/sq cm was prepared by printing the film on YSZ substrate and firing at 990 C for 10 minutes. Multiple-lead samples were also prepared on the YSZ substrates. The multiple-lead samples showed lower T sub C and/or J sub C values than those of the plain samples. The electrical properties of YBa2Cu3O(7-x) thick films were determined by the microstructures of the films. The YBa2Cu3O(7-x) thick films printed on the YSZ substrates, which had the best properties among the films printed on the three different kinds of substrates, had the highest density and the best particle interconnection. The YBa2Cu3O(7-x) thick films with preferred orientation in (001) direction were obtained on the YSZ substrates. Cracks, which retard the properties of the films, were found from the films deposited on the YSZ substrates. Currently, a MSZ (Magnesium Stabilized Zirconia) substrate, which had higher thermal expansion coefficient than the YSZ substrate, is used as substrate for the YBa2Cu3O(7-x) thick film in order to eliminate the cracks on the film. Bi-based superconductor thick films were printed on polycrystalline MgO and YSZ substrates. Interactions between BSCCO thick films and the YSZ substrates were observed. Various buffer layer materials were applied onto the substrates in order to avoid the interactions between the BSCCO thick films and the ZrO2-based substrates. So far, a BSCCO printed on MgO substrate with T Sub C=89K was obtained. The J sub C of the film was lower than 0.1 A/sq cm by reason of poor interconnectivity of the BSCCO particles.

Haertling, Gene↗

Scalable Optical-Fiber Communication Networks

Scalable arbitrary fiber extension network (SAFEnet) is conceptual fiber-optic communication network passing digital signals among variety of computers and input/output devices at rates from 200 Mb/s to more than 100 Gb/s. Intended for use with very-high-speed computers and other data-processing and communication systems in which message-passing delays must be kept short. Inherent flexibility makes it possible to match performance of network to computers by optimizing configuration of interconnections. In addition, interconnections made redundant to provide tolerance to faults.

Chow, Edward T.↗

Neurodynamics With Spatial Self-Organization

Report presents theoretical study of dynamics of neural network organizing own response in both phase space and in position space. Postulates several mathematical models of dynamics including spatial derivatives representing local interconnections among neurons. Shows how neural responses propagate via these interconnections and how spatial pattern of neural responses formed in homogeneous biological neural network.

Zak, Michail A.↗

Data distribution satellite

The Data Distribution Satellite (DDS), operating in conjunction with the planned space network, the National Research and Education Network and its commercial derivatives, would play a key role in networking the emerging supercomputing facilities, national archives, academic, industrial, and government institutions. Centrally located over the United States in geostationary orbit, DDS would carry sophisticated on-board switching and make use of advanced antennas to provide an array of special services. Institutions needing continuous high data rate service would be networked together by use of a microwave switching matrix and electronically steered hopping beams. Simultaneously, DDS would use other beams and on board processing to interconnect other institutions with lesser, low rate, intermittent needs. Dedicated links to White Sands and other facilities would enable direct access to space payloads and sensor data. Intersatellite links to a second generation ATDRS, called Advanced Space Data Acquisition and Communications System (ASDACS), would eliminate one satellite hop and enhance controllability of experimental payloads by reducing path delay. Similarly, direct access would be available to the supercomputing facilities and national data archives. Economies with DDS would be derived from its ability to switch high rate facilities amongst users needed. At the same time, having a CONUS view, DDS would interconnect with any institution regardless of how remote. Whether one needed high rate service or low rate service would be immaterial. With the capability to assign resources on demand, DDS will need only carry a portion of the resources needed if dedicated facilities were used. Efficiently switching resources to users as needed, DDS would become a very feasible spacecraft, even though it would tie together the space network, the terrestrial network, remote sites, 1000's of small users, and those few who need very large data links intermittently.

Stevens, Grady H.↗

Applications of satellite technology to broadband ISDN networks

Two satellite architectures for delivering broadband integrated services digital network (B-ISDN) service are evaluated. The first is assumed integral to an existing terrestrial network, and provides complementary services such as interconnects to remote nodes as well as high-rate multicast and broadcast service. The interconnects are at a 155 Mbs rate and are shown as being met with a nonregenerative multibeam satellite having 10-1.5 degree spots. The second satellite architecture focuses on providing private B-ISDN networks as well as acting as a gateway to the public network. This is conceived as being provided by a regenerative multibeam satellite with on-board ATM (asynchronous transfer mode) processing payload. With up to 800 Mbs offered, higher satellite EIRP is required. This is accomplished with 12-0.4 degree hopping beams, covering a total of 110 dwell positions. It is estimated the space segment capital cost for architecture one would be about $190M whereas the second architecture would be about $250M. The net user cost is given for a variety of scenarios, but the cost for 155 Mbs services is shown to be about $15-22/minute for 25 percent system utilization.

Price, Kent M.↗