Engineering Papers⌕ Search

SEARCH · Engineering Papers

Results for “SEMICONDUCTOR DEVICE”

Search indexed NASA NTRS and DOE OSTI research on propulsion, heat transfer, battery materials and energy systems. Follow report and document links to the original sources.

Quote a phrase for an exact phrase match. Source license links do not imply unrestricted reuse.

At least 1,261 records · Page 70

In Situ Electrochemical Deposition of Microscopic Wires

A method of fabrication of wires having micron and submicron dimensions is built around electrochemical deposition of the wires in their final positions between electrodes in integrated circuits or other devices in which the wires are to be used. Heretofore, nanowires have been fabricated by a variety of techniques characterized by low degrees of controllability and low throughput rates, and it has been necessary to align and electrically connect the wires in their final positions by use of sophisticated equipment in expensive and tedious post-growth assembly processes. The present method is more economical, offers higher yields, enables control of wire widths, and eliminates the need for post-growth assembly. The wires fabricated by this method could be used as simple electrical conductors or as transducers in sensors. Depending upon electrodeposition conditions and the compositions of the electroplating solutions in specific applications, the wires could be made of metals, alloys, metal oxides, semiconductors, or electrically conductive polymers. In this method, one uses fabrication processes that are standard in the semiconductor industry. These include cleaning, dry etching, low-pressure chemical vapor deposition, lithography, dielectric deposition, electron-beam lithography, and metallization processes as well as the electrochemical deposition process used to form the wires. In a typical case of fabrication of a circuit that includes electrodes between which microscopic wires are to be formed on a silicon substrate, the fabrication processes follow a standard sequence until just before the fabrication of the microscopic wires. Then, by use of a thermal SiO-deposition technique, the electrodes and the substrate surface areas in the gaps between them are covered with SiO. Next, the SiO is electron-beam patterned, then reactive-ion etched to form channels having specified widths (typically about 1 m or less) that define the widths of the wires to be formed. Drops of an electroplating solution are placed on the substrate in the regions containing the channels thus formed, then the wires are electrodeposited from the solution onto the exposed portions of the electrodes and into the channels. The electrodeposition is a room-temperature, atmospheric-pressure process. The figure shows an example of palladium wires that were electrodeposited into 1-mm-wide channels between gold electrodes.

Yun, Minhee↗

Estimation of neutron and other radiation exposure components in low earth orbit

The interaction of high-energy space radiation with spacecraft materials generates a host of secondary particles, some, such as neutrons, are more biologically damaging and penetrating than the original primary particles. Before committing astronauts to long term exposure in such high radiation environments, a quantitative understanding of the exposure and estimates of the associated risks are required. Energetic neutrons are traditionally difficult to measure due to their neutral charge. Measurement methods have been limited by mass and weight requirements in space to nuclear emulsion, activation foils, a limited number of Bonner spheres, and TEPCs. Such measurements have had limited success in quantifying the neutron component relative to the charged components. We will show that a combination of computational models and experimental measurements can be used as a quantitative tool to evaluate the radiation environment within the Shuttle, including neutrons. Comparisons with space measurements are made with special emphasis on neutron sensitive and insensitive devices. c2001 Elsevier Science Ltd. All rights reserved.

STS-57 Shuttle Project↗

MOS Circuitry Would Detect Low-Energy Charged Particles

Metal oxide semiconductor (MOS) circuits for measuring spatially varying intensities of beams of low-energy charged particles have been developed. These circuits are intended especially for use in measuring fluxes of ions with spatial resolution along the focal planes of mass spectrometers. Unlike prior mass spectrometer focal-plane detectors, these MOS circuits would not be based on ion-induced generation of electrons, and photons; instead, they would be based on direct detection of the electric charges of the ions. Hence, there would be no need for microchannel plates (for ion-to-electron conversion), phosphors (for electron-to-photon conversion), and photodetectors (for final detection) -- components that degrade spatial resolution and contribute to complexity and size. The developmental circuits are based on linear arrays of charge-coupled devices (CCDs) with associated readout circuitry (see figure). They resemble linear CCD photodetector arrays, except that instead of a photodetector, each pixel contains a capacitive charge sensor. The capacitor in each sensor comprises two electrodes (typically made of aluminum) separated by a layer of insulating material. The exposed electrode captures ions and accumulates their electric charges during signal-integration periods.

Sinha, Mahadeva↗

Carbon Nanotubes for Space Photovoltaic Applications

Carbon nanotubes (CNTs) can be envisioned as an individual graphene sheet rolled into a seamless cylinder (single-walled, SWNT), or concentric sheets as in the case of a multi-walled carbon nanotube (MWNT) (1). The role-up vector will determine the hexagonal arrangement and "chirality" of the graphene sheet, which will establish the nanotube to be metallic or semiconducting. The optoelectronic properties will depend directly on this chiral angle and the diameter of the SWNT, with semiconductor types exhibiting a band gap energy (2). Characteristic of MWNTs are the concentric graphene layers spaced 0.34 nm apart, with diameters from 10-200 nm and lengths up to hundreds of microns (2). In the case of SWNTs, the diameters range from 0.4 - 2 nm and lengths have been reported up to 1.5 cm (3). SWNTs have the distinguishable property of "bundling" together due to van der Waal's attractions to form "ropes." A comparison of these different structural types is shown in Figure 1. The use of SWNTS in space photovoltaic (PV) applications is attractive for a variety of reasons. Carbon nanotubes as a class of materials exhibit unprecedented optical, electrical, mechanical properties, with the added benefit of being nanoscale in size which fosters ideal interaction in nanomaterial-based devices like polymeric solar cells. The optical bandgap of semiconducting SWNTs can be varied from approx. 0.4 - 1.5 eV, with this property being inversely proportional to the nanotube diameter. Recent work at GE Global Research has shown where a single nanotube device can behave as an "ideal" pn diode (5). The SWNT was bridged over a SiO2 channel between Mo contacts and exhibited an ideality factor of 1, based on a fit of the current-voltage data using the diode equation. The measured PV efficiency under a 0.8 eV monochromatic illumination showed a power conversion efficiency of 0.2 %. However, the projected efficiency of these junctions is estimated to be > 5 %, especially when one considers the enhanced absorption (from nanotubes whose bandgap is tailored to illumination) and electromagnetic coupling in a network of nanotubes.

Efstathiadis, Harry↗

Material growth and characterization for solid state devices

During this period InGaAs and InGaAsP were grown on (100)InP by liquid phase electroepitaxy (LPEE). Results of the epitaxial growth of InGaAs on sputtered quartz masked substrates are presented. The resulting surface morphology can be related to the current density distribution near the edges of a masked pattern. The quaternary InGaAs was grown with compositions corresponding to 1.3 micron and 1.5 micron emission wavelengths. Growth rates were found to be linearly dependent upon current density, and a strong dependence upon composition was noted. These compositions lie in the miscibility gap region of the alloy phase diagram at the 645 C growth temperature. Growths were performed at 685 C to avoid the miscibility gap. Epilayers were characterized by photoluminescence, X-ray diffraction, secondary ion mass spectrometry, and Hall effect measurements. Aluminum oxide was deposited on silicon and InGaAs substrates for the characterization of this material as an insulator in a field effect transistor structure. It was determined that the results did not warrant further work with the deposition from an aluminum isopropoxide source. A metallographic vapor phase epitaxy system installation is nearing completion for use in hybrid III-V semiconductor epilayer growths.

Collis, Ward J.↗

Single-Chip T/R Module for 1.2 GHz

A single-chip CMOS-based (complementary-metal-oxide-semiconductorbased) transmit/receive (T/R) module is being developed for L-band radar systems. Previous T/R module implementations required multiple chips employing different technologies (GaAs, Si, and others) combined with off-chip transmission lines and discrete components including circulators. The new design eliminates the bulky circulator, significantly reducing the size and mass of the T/R module. Compared to multi-chip designs, the single-chip CMOS can be implemented with lower cost. These innovations enable cost-effective realization of advanced phased array and synthetic aperture radar systems that require integration of thousands of T/R modules. The circulator is a ferromagnetic device that directs the flow of the RF (radio frequency) power during transmission and reception. During transmission, the circulator delivers the transmitted power from the amplifier to the antenna, while preventing it from damaging the sensitive receiver circuitry. During reception, the circulator directs the energy from the antenna to the low-noise amplifier (LNA) while isolating the output of the power amplifier (PA). In principle, a circulator could be replaced by series transistors acting as electronic switches. However, in practice, the integration of conventional series transistors into a T/R chip introduces significant losses and noise. The prototype single-chip T/R module contains integrated transistor switches, but not connected in series; instead, they are connected in a shunt configuration with resonant circuits (see figure). The shunt/resonant circuit topology not only reduces the losses associated with conventional semiconductor switches but also provides beneficial transformation of impedances for the PA and the LNA. It provides full singlepole/ double-throw switching for the antenna, isolating the LNA from the transmitted signal and isolating the PA from the received signal. During reception, the voltage on control line RX/TX (raised bar) is high, causing the field-effect transistor (FET) switch S1 to be closed, forming a parallel resonant tank circuit L1||C1. This circuit presents high impedance to the left of the antenna, so that the received signal is coupled to the LNA. At the same time, FET switches S2 and S3 are open, so that C2 is removed from the circuit (except for a small parasitic capacitance). The combination of L2 and C3 forms a matching network that transforms the antenna impedance of 50 ohms to a higher value from the perspective of the LNA input terminal. This transformation of impedance improves LNA noise figure by increasing the received voltage delivered to the input transistor. This allows lower transconductance and therefore a smaller transistor, which makes it possible to design the CMOS LNA for low power consumption. During transmission, the voltage on control line RX/TX (raised bar) is low, causing switch S1 to be open. In this configuration, the combination of L1 and C1 transforms the antenna impedance to a lower value from the perspective of the PA. This low impedance is helpful in producing a relatively high output power compatible with the low CMOS operating potential. At the same time, switches S2 and S3 are closed, forming the parallel resonant tank circuit L2||C2. This circuit presents high impedance to the right of the antenna, directing the PA output signal to the antenna and away from the LNA. During this time, S3 presents a short circuit across the LNA input terminals to guarantee that the voltage seen by the LNA is small enough to prevent damage.

Moussessian, Alina↗

Molecular dynamics simulations of ultrafast radiation induced melting at metal–semiconductor interfaces

Metal–semiconductor contacts in silicon carbide (SiC) diodes endure damages at the interface when exposed to harsh radiation environments. Due to the rapid rise in temperature and ultrafast cooling that follows the radiation impact, the structural properties of the materials can be altered through melting, recrystallization, and amorphization. A detailed understanding of the material failure modes at the interface is lacking, specifically at the nanoscale. We use molecular simulations to investigate the ultrafast melting at tungsten (W)–SiC interfaces following radiation damage and apply deep learning techniques to track the transient evolution of the local molecular structures. We show that W near the radiation track undergoes melting and, eventually, most of it recrystallizes with a noticeable degree of undercooling, while SiC is rendered permanently amorphous. The observation of local undercooling in W films is important as it can affect the device performance even before the bulk melting temperature of the material is reached. We also show that at high temperatures, the interface undergoes a fracture-like failure. The results presented here are significant in understating the different failure modes of SiC diode materials.

Ashwin Ravichandran↗

Evaluation of a Programmable Voltage-Controlled MEMS Oscillator, Type SiT3701, Over a Wide Temperature Range

Semiconductor chips based on MEMS (Micro-Electro-Mechanical Systems) technology, such as sensors, transducers, and actuators, are becoming widely used in today s electronics due to their high performance, low power consumption, tolerance to shock and vibration, and immunity to electro-static discharge. In addition, the MEMS fabrication process allows for the miniaturization of individual chips as well as the integration of various electronic circuits into one module, such as system-on-a-chip. These measures would simplify overall system design, reduce parts count and interface, improve reliability, and reduce cost; and they would meet requirements of systems destined for use in space exploration missions. In this work, the performance of a recently-developed MEMS voltage-controlled oscillator was evaluated under a wide temperature range. Operation of this new commercial-off-the-shelf (COTS) device was also assessed under thermal cycling to address some operational conditions of the space environment

Patterson, Richard↗

Superlattice Infrared Photodetector Research at the Jet Propulsion Laboratory

III-V semiconductors offer a highly effective platform for the development of sophisticated heterostructure-based MWIR and LWIR detectors, as exemplified by the high-performance double heterostructure (DH) nBn, XBn, and type- II superlattice infrared detectors. A key enabling design element is the unipolar barrier, which is used to implement the complementary barrier infra-red detector (CBIRD) design for increasing the collection efficiency of photo-generated carriers, and reducing dark current generation without impeding photocurrent flow. Heterostructure superlattice detectors that make effective use of unipolar barriers have demonstrated strong reduction of generation-recombination (G-R) dark current due to Shockley-Read-Hall (SRH) processes. In the last several years we solely focused on the development of antimonide based IR detectors. Recently, we demonstrated RoA values over 14,000 Ohm sq cm for a 9.9 micron cutoff device by incorporating electron-blocking and hole-blocking unipolar barriers. This device has shown 300K BLIP operation with f/2 optics at 87 K with blackbody D* of 1.1x10(exp 11) cm Hz1/2/W.

focal planes↗

Recent developments in monolithic phase-locked semiconductor laser arrays

Coherent combination of the power of several semiconductor lasers fabricated on the same substrate has been the subject of an intense research effort in recent years, the main motivation being to obtain higher power levels than those available from a single laser in a stable radiation pattern. Best results reported so far include 2.6 Watts CW emitted power and less than 1 deg far-field angle (in the array plane) in arrays where all the lasers are electrically connected in parallel. A different type of coherent array, where each element has a separate contact, has been recently demonstrated. While requiring the more complex two-level metallization technology, applying a separate contact to each laser provides an additional degree of freedom in the design and the operation of monolithic arrays. The separate contacts can be employed to tailor the near-field and far-field distributions and to compensate for device-to-device nonuniformities. Furthermore, the control of the currents of the array elements allows the performance of a variety of other functions, such as beam scanning, spectral mode control, wavelength tuning and control of the mutual coherence between array elements.

Katz, J.↗

Recent developments in monolithic phase-locked semiconductor laser arrays

Coherent combination of the power of several semiconductor lasers fabricated on the same substrate has been the subject of an intense research effort in recent years, the main motivation being to obtain higher power levels than those available from a single laser in a stable radiation pattern. Best results reported so far include 2.6 watts CW emitted power and less than 1 deg far-field angle (in the array plane) in arrays where all the lasers are electrically connected in parallel. A different type of coherent array, where each element has a separate contact, has been recently demonstrated. While requiring the more complex two-level metallization technology, applying a separate contact to each laser provides an additional degree of freedom in the design and the operation of monolithic arrays. The separate contacts can be employed to tailor the near-field and far-field distributions and to compensate for device-to-device nonuniformities. Furthermore, the control of the currents of the array elements allows the performance of a variety of other functions, such as beam scanning, spectral mode control, wavelength tuning and control of the mutual coherence between array elements.

Katz, J.↗

Performance of High Temperature Operational Amplifier, Type LM2904WH, under Extreme Temperatures

Operation of electronic parts and circuits under extreme temperatures is anticipated in NASA space exploration missions as well as terrestrial applications. Exposure of electronics to extreme temperatures and wide-range thermal swings greatly affects their performance via induced changes in the semiconductor material properties, packaging and interconnects, or due to incompatibility issues between interfaces that result from thermal expansion/contraction mismatch. Electronics that are designed to withstand operation and perform efficiently in extreme temperatures would mitigate risks for failure due to thermal stresses and, therefore, improve system reliability. In addition, they contribute to reducing system size and weight, simplifying its design, and reducing development cost through the elimination of otherwise required thermal control elements for proper ambient operation. A large DC voltage gain (100 dB) operational amplifier with a maximum junction temperature of 150 C was recently introduced by STMicroelectronics [1]. This LM2904WH chip comes in a plastic package and is designed specifically for automotive and industrial control systems. It operates from a single power supply over a wide range of voltages, and it consists of two independent, high gain, internally frequency compensated operational amplifiers. Table I shows some of the device manufacturer s specifications.

Patterson, Richard↗

A Novel, Free-Space Optical Interconnect Employing Vertical-Cavity Surface Emitting Laser Diodes and InGaAs Metal-Semiconductor-Metal Photodetectors for Gbit/s RF/Microwave Systems

Emerging technologies and continuing progress in vertical-cavity surface emitting laser (VCSEL) diode and metal-semiconductor-metal (MSM) photodetector research are making way for novel, high-speed forms of optical data transfer in communication systems. VCSEL diodes operating at 1550 nm have only recently become commercially available, while MSM photodetectors are pushing the limits of contact lithography with interdigitated electrode widths reaching sub micron levels. We propose a novel, free-space optical interconnect operating at about 1Gbit/s utilizing VCSEL diodes and MSM photodetectors. We report on development, progress, and current work, which are as follows: first, analysis of the divergent behavior of VCSEL diodes for coupling to MSM photodetectors with a 50 by 50 m active area and second, the normalized frequency response of the VCSEL diode as a function of the modulating frequency. Third, the calculated response of MSM photodetectors with varying electrode width and spacing on the order of 1 to 3 m as well as the fabrication and characterization of these devices. The work presented here will lead to the formation and characterization of a fully integrated 1Gbit/s free-space optical interconnect at 1550 nm and demonstrates both chip level and board level functionality for RF/microwave digital systems.

Savich, Gregory R.↗

Investigation of the basic physics of high efficiency semiconductor hot carrier solar cell

The main purpose of this research program is to investigate potential semiconductor materials and their multi-band-gap MQW (multiple quantum wells) structures for high efficiency solar cells for aerospace and commercial applications. The absorption and PL (photoluminescence) spectra, the carrier dynamics, and band structures have been investigated for semiconductors of InP, GaP, GaInP, and InGaAsP/InP MQW structures, and for semiconductors of GaAs and AlGaAs by previous measurements. The barrier potential design criteria for achieving maximum energy conversion efficiency, and the resonant tunneling time as a function of barrier width in high efficiency MQW solar cell structures have also been investigated in the first two years. Based on previous carrier dynamics measurements and the time-dependent short circuit current density calculations, an InAs/InGaAs - InGaAs/GaAs - GaAs/AlGaAs MQW solar cell structure with 15 bandgaps has been designed. The absorption and PL spectra in InGaAsP/InP bulk and MQW structures were measured at room temperature and 77 K with different pump wavelength and intensity, to search for resonant states that may affect the solar cell activities. Time-resolved IR absorption for InGaAsP/InP bulk and MQW structures has been measured by femtosecond visible-pump and IR-probe absorption spectroscopy. This, with the absorption and PL measurements, will be helpful to understand the basic physics and device performance in multi-bandgap InAs/InGaAs - InGaAs/InP - InP/InGaP MQW solar cells. In particular, the lifetime of the photoexcited hot electrons is an important parameter for the device operation of InGaAsP/InP MQW solar cells working in the resonant tunneling conditions. Lastly, time evolution of the hot electron relaxation in GaAs has been measured in the temperature range of 4 K through 288 K using femtosecond pump-IR-probe absorption technique. The temperature dependence of the hot electron relaxation time in the X valley has been measured.

Alfano, R. R.↗

Theoretical Study of Response of InGaAs Metal-Semiconductor-Metal Photodetectors

We present a theoretical investigation of the response of metal-semiconductor-metal (MSM) photodetectors made of InGaAs lattice-matched to InP using a two-dimensional drift-diffusion model with a thermionic-field emission boundary condition for the heterojunctions. The effect of including a top InAlAs layer to increase the effective barrier height of the metal fingers on the InGaAs active layer is thoroughly examined and found to limit the collection of the photocurrent signal due to the electron and hole barriers that it forms with InGaAs. Due to the thickness and height of the InAlAs barrier layer in existing designs, the tunneling current obtained from the model is found to be negligibly small to significantly affect the output signal current. In an attempt to obtain a better response, different design structures including one where a quasi-Schottky contact is utilized are studied and their speed of response, breakdown voltage, and dark current are compared to that of the usual InGaAs device.

Salem, Ali F.↗

Silicon dioxide with a silicon interfacial layer as an insulating gate for highly stable indium phosphide metal-insulator-semiconductor field effect transistors

A novel gate insulator consisting of silicon dioxide (SiO2) with a thin silicon (Si) interfacial layer has been investigated for high-power microwave indium phosphide (InP) metal-insulator-semiconductor field effect transistors (MISFETs). The role of the silicon interfacial layer on the chemical nature of the SiO2/Si/InP interface was studied by high-resolution X-ray photoelectron spectroscopy. The results indicated that the silicon interfacial layer reacted with the native oxide at the InP surface, thus producing silicon dioxide, while reducing the native oxide which has been shown to be responsible for the instabilities in InP MISFETs. While a 1.2-V hysteresis was present in the capacitance-voltage (C-V) curve of the MIS capacitors with silicon dioxide, less than 0.1 V hysteresis was observed in the C-V curve of the capacitors with the silicon interfacial layer incorporated in the insulator. InP MISFETs fabricated with the silicon dioxide in combination with the silicon interfacial layer exhibited excellent stability with drain current drift of less than 3 percent in 10,000 sec, as compared to 15-18 percent drift in 10,000 sec for devices without the silicon interfacial layer. High-power microwave InP MISFETs with Si/SiO2 gate insulators resulted in an output power density of 1.75 W/mm gate width at 9.7 GHz, with an associated power gain of 2.5 dB and 24 percent power added efficiency.

Kapoor, V. J.↗

Coherent Doppler lidar for automated space vehicle, rendezvous, station-keeping and capture

Recent advances in eye-safe, short wavelength solid-state lasers offer real potential for the development of compact, reliable, light-weight, efficient coherent lidar. Laser diode pumping of these devices has been demonstrated, thereby eliminating the need for flash lamp pumping, which has been a major drawback to the use of these lasers in space based applications. Also these lasers now have the frequency stability required to make them useful in coherent lidar, which offers all of the advantages of non-coherent lidar, but with the additional advantage that direct determination of target velocity is possible by measurement of the Doppler shift. By combining the Doppler velocity measurement capability with the inherent high angular resolution and range accuracy of lidar it is possible to construct Doppler images of targets for target motion assessment. A coherent lidar based on a Tm,Ho:YAG 2-micrometer wavelength laser was constructed and successfully field tested on atmospheric targets in 1990. This lidar incorporated an all solid state (laser diode pumped) master oscillator, in conjunction with a flash lamp pumped slave oscillator. Solid-state laser technology is rapidly advancing, and with the advent of high efficiency, high power, semiconductor laser diodes as pump sources, all-solid-state, coherent lidars are a real possibility in the near future. MSFC currently has a feasibility demonstration effort under way which will involve component testing, and preliminary design of an all-solid-state, coherent lidar for automatic rendezvous, and capture. This two year effort, funded by the Director's Discretionary Fund is due for completion in 1992.

Dunkin, James A.↗

Topography and transport properties of oligo(phenylene ethynylene) molecular wires studied by scanning tunneling microscopy

Conjugated phenylene(ethynylene) molecular wires are of interest as potential candidates for molecular electronic devices. Scanning tunneling microscopic study of the topography and current-voltage (I-V) characteristics of self-assembled monolayers of two types of molecular wires are presented here. The study shows that the topography and I-Vs, for small scan voltages, of the two wires are quite similar and that the electronic and structural changes introduced by the substitution of an electronegative N atom in the central phenyl ring of these wires does not significantly alter the self-assembly or the transport properties.

Polymers/chemistry↗