Engineering Papers⌕ Search

SEARCH · Engineering Papers

Results for “integrated circuits”

Search indexed NASA NTRS and DOE OSTI research on propulsion, heat transfer, battery materials and energy systems. Follow report and document links to the original sources.

Quote a phrase for an exact phrase match. Source license links do not imply unrestricted reuse.

At least 127 records · Page 7

TTDAQ: A Continuous Flow, Timing and Trigger DAQ System

Final Scientific/Technical Report for DOE Award DE-SC0019581, “TTDAQ: A Continuous Flow, Timing and Trigger DAQ System.” The report summarizes Telluric Labs’ Phase II STTR work developing silicon-photonic building blocks for a software-defined, continuous-flow, trigger-less data acquisition system for next-generation high-energy and nuclear-physics detectors. The project focused on radiation-hard photonic integrated circuits, remote optical illumination, dense wavelength-division multiplexing, and a differential microring-resonator transceiver architecture designed to improve high-speed optical link stability and bandwidth. The report describes project objectives, technical accomplishments, AIM Photonics tape-outs, bench characterization, radiation-hardness testing, deferred integration work, and potential applications beyond physics readout.

46 INSTRUMENTATION RELATED TO NUCLEAR SCIENCE AND ↗

Defect filtering for thermal expansion induced dislocations in III–V lasers on silicon

Epitaxially integrated III–V semiconductor lasers for silicon photonics have the potential to dramatically transform information networks, but currently, dislocations limit performance and reliability even in defect-tolerant InAs quantum dot (QD)-based lasers. Despite being below the critical thickness, QD layers in these devices contain previously unexplained misfit dislocations, which facilitate non-radiative recombination. We demonstrate here that these misfit dislocations form during post-growth cooldown due to the combined effects of (1) thermal-expansion mismatch between the III–V layers and silicon and (2) mechanical hardening in the active region. By incorporating an additional sub-critical thickness, indium-alloyed “misfit dislocation trapping layer,” we leverage these mechanical hardening effects to our advantage, displacing 95% of misfit dislocations from the QD layer in model structures. Unlike conventional dislocation mitigation strategies, the trapping layer reduces neither the number of threading dislocations nor the number of misfit dislocations. It simply shifts the position of misfit dislocations away from the QD layer, reducing the defects' impact on luminescence. In full lasers, adding a misfit dislocation trapping layer both above and below the QD active region displaces misfit dislocations and substantially improves performance: we measure a twofold reduction in lasing threshold currents and a greater than threefold increase in output power. Overall, our results suggest that devices employing both traditional threading dislocation reduction techniques and optimized misfit dislocation trapping layers may finally lead to fully integrated, commercially viable silicon-based photonic integrated circuits.

36 MATERIALS SCIENCE↗

Tutorial on forming through-silicon vias

Through-silicon vias (TSVs) are a critical technology for three-dimensional integrated circuit technology. These through-substrate interconnects allow electronic devices to be stacked vertically for a broad range of applications and performance improvements such as increased bandwidth, reduced signal delay, improved power management, and smaller form-factors. There are many interdependent processing steps involved in the successful integration of TSVs. This article provides a tutorial style review of the following semiconductor fabrication process steps that are commonly used in forming TSVs: deep etching of silicon to form the via, thin film deposition to provide insulation, barrier, and seed layers, electroplating of copper for the conductive metal, and wafer thinning to reveal the TSVs. Recent work in copper electrochemical deposition is highlighted, analyzing the effect of accelerator and suppressor additives in the electrolyte to enable void-free bottom-up filling from a conformally lined seed metal.

42 ENGINEERING↗

Wide Dynamic Range, 10 kHz Framing Detector for 4D-STEM

Hybrid pixel array detectors (PADs) have expanded the fidelity, frame rate and dynamic range for diffractive imaging in electron microscopes. With their high detective quantum efficiencies (DQE), the noise performance limited is by counting statistics. Consequently, improving the precision and quality of high-speed images requires increasing the linear dynamic range and the maximum usable beam current. Here we describe a new prototype hybrid PAD, our next-generation electron microscope pixel array detector (NG-EMPAD) that expands both the framing speed and dynamic range of our earlier EMPAD design. Like the EMPAD, electrons are detected directly in a 500 μm thick silicon sensor bonded pixel-by-pixel to a custom signal processing integrated circuit (IC). Each pixel in the IC integrates charge carriers produced by the high-energy incident electrons. Here, in-pixel circuitry uses a combination of techniques to extend the dynamic range, including adaptive gain switching and the quantitative excess charge dumping similar to the EMPAD. In-pixel buffering of signals during readout allows acquiring a new image while reading out the previously collected image, yielding an image collection duty cycle of nearly 100%.

36 MATERIALS SCIENCE↗

Response of a CMS HGCAL silicon-pad electromagnetic calorimeter prototype to 20–300 GeV positrons

The Compact Muon Solenoid collaboration is designing a new high-granularity endcap calorimeter, HGCAL, to be installed later this decade. As part of this development work, a prototype system was built, with an electromagnetic section consisting of 14 double-sided structures, providing 28 sampling layers. Each sampling layer has an hexagonal module, where a multipad large-area silicon sensor is glued between an electronics circuit board and a metal baseplate. The sensor pads of approximately 1.1 cm$^{2}$ are wire-bonded to the circuit board and are readout by custom integrated circuits. The prototype was extensively tested with beams at CERN's Super Proton Synchrotron in 2018. Based on the data collected with beams of positrons, with energies ranging from 20 to 300 GeV, measurements of the energy resolution and linearity, the position and angular resolutions, and the shower shapes are presented and compared to a detailed Geant4 simulation.

46 INSTRUMENTATION RELATED TO NUCLEAR SCIENCE AND ↗

Contact-Less Integrity Verification of Microelectronics Using Near-Field EM Analysis

Modern microelectronics life-cycle and supply chain ecosystem bring multiple untrusted entities, which can compromise their integrity. A major integrity issue of microelectronics stems from piracy of intellectual properties (IP) and counterfeiting, which causes significant revenue loss to the semiconductor manufacturers. Further, these components often lead to compromised functionality, reliability, security, and safety of an electronic system. This paper presents secure information transmission and probing methods for verifying the integrity of digital integrated circuit (ICs) based on their electromagnetic (EM) near-field emissions and thereby protecting systems against counterfeit components. The proposed method has been tested on both high-level instructions executed by microprocessors or Systems-on-Chip (serving as examples of software), and also logic circuits within FPGA fabrics and ASICs (serving as examples of hardware). The authentication information required by each digital system is generated using a pseudo-random number generator circuit and securely transmitted via near-field magnetic emissions. The authorized party can probe these emissions using a near-field probe, process the acquired signals to improve the signal-to-noise ratio (SNR), and then recover the secure information through matched filtering. Experimental results from commercial SoCs are used to demonstrate the proposed technique. Methods for reducing EM interference during integrity verification of both FPGAs and ASICs are also described.

47 OTHER INSTRUMENTATION↗

Array of Graphene Variable Capacitors on 100 mm Silicon Wafers for Vibration-Based Applications

Highly flexible, electrically conductive freestanding graphene membranes hold great promise for vibration-based applications. This study focuses on their integration into mainstream semiconductor manufacturing methods. We designed a two-mask lithography process that creates an array of freestanding graphene-based variable capacitors on 100 mm silicon wafers. The first mask forms long trenches terminated by square wells featuring cone-shaped tips at their centers. The second mask fabricates metal traces from each tip to its contact pad along the trench and a second contact pad opposite the square well. A graphene membrane is then suspended over the square well to form a variable capacitor. The same capacitor structures were also built on 5 mm by 5 mm bare dies containing an integrated circuit underneath. We used atomic force microscopy, optical microscopy, and capacitance measurements in time to characterize the samples.

36 MATERIALS SCIENCE↗

Chemical, Biological, Radiological, Nuclear, and Explosives (CBRNE) Sensing XXI

This volume contains 12 sessions, 28 papers and 26 presentations on the following topics: Photonic Integrated Circuits and Plasmonic Sensing; Advancs in CBE Signature Modeling and Sensor Algorithms I; Standoff Sensing of CBRNE Hazards I; Standoff Sensing of CBRNE Hazards II; Advances in CBE Signature Modeling and Sensor Algorithms II; Biological Hazard Sensing; Chemical Hazard Sensing; Joint Session with Conferences 11390 and 11416: Spectroscopy for CBRNE Detection and Warning; Radiological and Nuclear Sensing; Explosive Material Sensing; Poster Session.

47 OTHER INSTRUMENTATION↗

Toward an integrated multi-gigahertz ionizing particle diagnostic

Needs arising at both current and future accelerator facilities call for the development of radiation-hardened position-sensing diagnostics that can operate with multi-GHz repetition rates. Such instruments are likely to also have applications in the diagnosis of rapid plasma behavior. Here, building on the recent work of our Advanced Accelerator Diagnostics Collaboration, we are exploring the development of integrated multi-GHz ionizing particle detection systems based on chemical-vapor deposition diamond sensors, with the initial goal of producing a quadrant detector that can determine the intensity and centroid position of a particle beam at a repetition rate between 5 and 10 GHz. Results from our initial high-speed characterization work are presented, including those from a single-channel sensor with a GHz response. Approaches to achieving multi-GHz (5–10 GHz) rate capability, including the design of a dedicated Application Specific Integrated Circuit and the use of 3D RF-solver computer aided design software, are presented and discussed in more detail. 3D RF simulations suggest clean pulses of duration less than 250 ps (FWHM less than 125 ps) can be achieved with the approaches developed by this work.

43 PARTICLE ACCELERATORS↗

Plasma-based method for delayering of circuits

The present invention relates to methods of delayering a semiconductor integrated circuit die or wafer. In at least one aspect, the method includes exposing a die or wafer to plasma of an etching gas and detecting exposure of one or more metal layers within the die. In one aspect of the invention, the plasma of the etching gas is non-selective and removes all materials in a layer at about the same rate. In another aspect of the invention, two different plasmas of corresponding etching gases are employed with each plasma of the etching gas being selective, thus necessitating the sequential use of both plasmas of corresponding etching gases to remove all materials in a layer.

Shul, Randy J.↗

In-pixel AI for lossy data compression at source for X-ray detectors

Integrating neural networks for data compression directly in the Read-Out Integrated Circuits (ROICs), i.e. the pixelated front-end, would result in a significant reduction in off-chip data transfer, overcoming the I/O bottleneck. Our ROIC test chip (AI-In-Pixel-65) is designed in a 65 nm Low Power CMOS process for the readout of pixelated X-ray detectors. Each pixel consists of an analog front-end for signal processing and a 10b analog-to-digital converter operating at 100KSPS. Here, we compare two non-reconfigurable techniques, Principal Component Analysis (PCA) and an AutoEncoder (AE) as lossy data compression engines implemented within the pixelated area. The PCA algorithm achieves 50$×$ compression, adds one clock cycle latency, and results in a 21% increase in the pixel area. The AE achieves 70$×$ compression, adds 30 clock cycle latency, and results in a similar area increase.

46 INSTRUMENTATION RELATED TO NUCLEAR SCIENCE AND ↗

Comparison of Hafnium Dioxide and Zirconium Dioxide Grown by Plasma-Enhanced Atomic Layer Deposition for the Application of Electronic Materials

We report the growth of nanoscale hafnium dioxide (HfO 2 ) and zirconium dioxide (ZrO 2 ) thin films using remote plasma-enhanced atomic layer deposition (PE-ALD), and the fabrication of complementary metal-oxide semiconductor (CMOS) integrated circuits using the HfO 2 and ZrO 2 thin films as the gate oxide. Tetrakis (dimethylamino) hafnium (Hf[N(CH 3 ) 2 ] 4 ) and tetrakis (dimethylamino) zirconium (IV) (Zr[N(CH 3 ) 2 ] 4 ) were used as the precursors, while O 2 gas was used as the reactive gas. The PE-ALD-grown HfO 2 and ZrO 2 thin films were analyzed using X-ray photoelectron spectroscopy (XPS), X-ray diffraction (XRD), and high-resolution transmission electron microscopy (HRTEM). The XPS measurements show that the ZrO 2 film has the atomic concentrations of 34% Zr, 2% C, and 64% O while the HfO 2 film has the atomic concentrations of 29% Hf, 11% C, and 60% O. The HRTEM and XRD measurements show both HfO 2 and ZrO 2 films have polycrystalline structures. n-channel and p-channel metal-oxide semiconductor field-effect transistors (nFETs and pFETs), CMOS inverters, and CMOS ring oscillators were fabricated to test the quality of the HfO 2 and ZrO 2 thin films as the gate oxide. Current-voltage (IV) curves, transfer characteristics, and oscillation waveforms were measured from the fabricated transistors, inverters, and oscillators, respectively. The experimental results measured from the HfO 2 and ZrO 2 thin films were compared.

77 NANOSCIENCE AND NANOTECHNOLOGY↗

System-on-chip approach microwave imaging reflectometer on DIII-D tokamak

System-on-chip millimeter wave integrated circuit technology is used on the two-dimensional millimeter-wave imaging reflectometer (MIR) upgrade for density fluctuation imaging on the DIII-D tokamak fusion plasma. Customized CMOS chips have been successfully developed for the transmitter module and receiver module array, covering the 55–75 GHz working band. The transmitter module has the capability of simultaneously launching eight tunable probe frequencies (>0 dBm output power each). The receiver enclosure contains 12 receiver modules in two vertical lines. The quasi-optical local oscillator coupling of previous MIR systems has been replaced with an internal active frequency multiplier chain for improved local oscillator power delivery and flexible installation in a narrow space together with improved shielding against electromagnetic interference. The 55–75 GHz low noise amplifier, used between the receiver antenna and the first-stage mixer, significantly improves module sensitivity and suppresses electronics noise. The receiver module has a 20 dB gain improvement compared with the mini-lens approach and better than –75 dBm sensitivity, and its electronics noise temperature has been reduced from 55 000 K down to 11 200 K. Further, the V-band MIR system is developed for co-located multi-field investigation of MHD-scale fluctuations in the pedestal region with W-band electron cyclotron emission imaging on DIII-D tokamak.

70 PLASMA PHYSICS AND FUSION TECHNOLOGY↗

A Reconfigurable Neural Network ASIC for Detector Front-End Data Compression at the HL-LHC

Despite advances in the programmable logic capabilities of modern trigger systems, a significant bottleneck remains in the amount of data to be transported from the detector to off-detector logic where trigger decisions are made. We demonstrate that a neural network (NN) autoencoder model can be implemented in a radiation-tolerant application-specific integrated circuit (ASIC) to perform lossy data compression alleviating the data transmission problem while preserving critical information of the detector energy profile. For our application, we consider the high-granularity calorimeter from the Compact Muon Solenoid (CMS) experiment at the CERN Large Hadron Collider. The advantage of the machine learning approach is in the flexibility and configurability of the algorithm. By changing the NN weights, a unique data compression algorithm can be deployed for each sensor in different detector regions and changing detector or collider conditions. To meet area, performance, and power constraints, we perform quantization-aware training to create an optimized NN hardware implementation. The design is achieved through the use of high-level synthesis tools and the hls4ml framework and was processed through synthesis and physical layout flows based on a low-power (LP)-CMOS 65-nm technology node. The flow anticipates 200 Mrad of ionizing radiation to select gates and reports a total area of 3.6 mm 2 and consumes 95 mW of power. The simulated energy consumption per inference is 2.4 nJ. Furthermore, this is the first radiation-tolerant on-detector ASIC implementation of an NN that has been designed for particle physics applications.

46 INSTRUMENTATION RELATED TO NUCLEAR SCIENCE AND ↗

SODA Synthesizer: an Open-source, Multi-level, Modular, Extensible Compiler from High-level Frameworks to Silicon

The SODA Synthesizer is an open-source modular, end-to-end hardware compiler framework. The SODA frontend, developed in MLIR, performs system-level design, code partitioning, and high-level optimizations to prepare the specifications for the hardware synthesis. The backend is based on a state-of-the-art high-level synthesis tool, and generates the final hardware design. The backend can interface with logic synthesis tools for field programmable gate arrays or with commercial and open-source logic synthesis tools for application-specific integrated circuits. We discuss the opportunities and challenges in integrating with commercial and open-source tools both at the frontend and backend, and the unique opportunities that an open-source hardware design ecosystem provides.

Bohm Agostini, Nicolas↗

On-chip probabilistic inference for charged-particle tracking at the sensor edge

Modern scientific instruments operate under increasingly extreme constraints on bandwidth, latency, and power. Inference at the sensor edge determines experimental data collection efficiency by deciding which information to save for further analysis. Particle tracking detectors at the Large Hadron Collider exemplify this challenge: pixelated silicon sensors generate rich spatiotemporal ionization patterns, yet most of this information is discarded due to data-rate limitations. Concurrently, advancements in co-design tools provide rapid turn-around for incorporating machine learning into application-specific integrated circuits, motivating designs for particle detectors with new integrated technologies. We demonstrate that neural networks embedded in the front-end electronics can infer charged-particle kinematic parameters from a single silicon layer. We regress hit positions and incident angles with calibrated uncertainties, while satisfying stringent constraints on numerical precision, latency, and silicon area. Our results establish a path toward probabilistic inference directly at the edge, opening new opportunities for intelligent sensing in high-rate scientific instruments.

Das, Arghya Ranjan [Purdue U.] (ORCID:000000018451↗

Strong Photon‐Magnon Coupling Using a Lithographically Defined Organic Ferrimagnet

Abstract A cavity‐magnonic system composed of a superconducting microwave resonator coupled to a magnon mode hosted by the organic‐based ferrimagnet vanadium tetracyanoethylene (V[TCNE] x ) is demonstrated. This work is motivated by the challenge of scalably integrating a low‐damping magnetic system with planar superconducting circuits. V[TCNE] x has ultra‐low intrinsic damping, can be grown at low processing temperatures on arbitrary substrates, and can be patterned via electron beam lithography. The devices operate in the strong coupling regime, with a cooperativity exceeding 1000 for coupling between the Kittel mode and the resonator mode at T≈0.4 K, suitable for scalable quantum circuit integration. Higher‐order magnon modes are also observed with much narrower linewidths than the Kittel mode. This work paves the way for high‐cooperativity hybrid quantum devices in which magnonic circuits can be designed and fabricated as easily as electrical wires.

71 CLASSICAL AND QUANTUM MECHANICS, GENERAL PHYSIC↗

Selective and Scalable Control of Spin Quantum Memories in a Photonic Circuit

A central goal in many quantum information processing applications is a network of quantum memories that can be entangled with each other while being individually controlled and measured with high fidelity. This goal has motivated the development of programmable photonic integrated circuits (PICs) with integrated spin quantum memories using diamond color center spin-photon interfaces. However, this approach introduces a challenge into the microwave control of individual spins within closely packed registers. Here, we present a quantum memory-integrated photonics platform capable of (i) the integration of multiple diamond color center spins into a cryogenically compatible, high-speed programmable PIC platform, (ii) selective manipulation of individual spin qubits addressed via tunable magnetic field gradients, and (iii) simultaneous control of qubits using numerically optimized microwave pulse shaping. The combination of localized optical control, enabled by the PIC platform, together with selective spin manipulation opens the path to scalable quantum networks on intrachip and interchip platforms.

37 INORGANIC, ORGANIC, PHYSICAL, AND ANALYTICAL CH↗