Engineering Papers⌕ Search

SEARCH · Engineering Papers

Results for “equivalent circuits”

Search indexed NASA NTRS and DOE OSTI research on propulsion, heat transfer, battery materials and energy systems. Follow report and document links to the original sources.

Quote a phrase for an exact phrase match. Source license links do not imply unrestricted reuse.

At least 127 records · Page 7
All sourcesNASA NTRSDOE OSTI
DOE OSTI2021

Numerical Simulations of Noisy Variational Quantum Eigensolver Ansatz Circuits

This is a case study of the variational quantum eigensolver (VQE) method using numerical simulations to test the influence of noise on the accuracy of the underlying circuit ansatz. We investigate a computational chemistry application of VQE to calculate the electronic ground state and its energy for Sodium Hydride (NaH), a prototypical two-electron problem. Using a one-parameter ansatz derived from unitary coupled cluster (UCC) theory, we simulate the effects of noise on the energy expectation value and variance with respect to the ansatz parameter. These numerical simulations provide insights into the accuracy of the prepared quantum state and the efficiency of the classical optimizer that iteratively refines the ansatz. We conduct a comparative study between analytical results derived for the UCC ansatz in the absence of noise and the noisy numerical simulation results obtained using an isotropic depolarizing noise model for each gate. We also compare the relative increase in noise on logically equivalent UCC ansatz circuits generated by randomized compiling. Notably, we observe that the intrinsic variance in the energy due to the simplicity of the ansatz itself compares with the noise induced by the bare circuit.

Gowrishankar, Meenambika↗
DOE OSTI2022

Disentangling Memristive and Memcapacitive Effects in Droplet Interface Bilayers Using Dynamic Impedance Spectroscopy

The underlying principles for generating intelligent behavior in living organisms are fundamentally different from those in traditional solid-state circuits. Biomimetic neuromorphic equivalents based on biological membranes offer novel implementation of tunable plasticity and diverse mechanisms to control functionality. Here, dynamic electrochemical impedance spectroscopy (dEIS) to probe diphytanoylphosphatidylcholine (DPhPC) droplet interface bilayers (DIBs) to better understand the differences in molecular level structure/dynamics that give rise to hysteretic loops and neuromorphic, memelement behaviors in lipid bilayers in response to electrical biasing is used. Importantly, this system does not have ion-conducting channels and is, therefore, not expected to show memristive behavior. Surprisingly, both memristive and memcapacitive behaviors by measuring the time-dependent complex impedance of DPhPC DIBs are detected. Furthermore, it is shown that nonlinear memristance can originate from structural changes in the bilayer, affecting its dielectric properties. This novel dEIS application allows for the simultaneous analysis of the system's changing memristive and memcapacitive properties, which originate from different molecular restructuring processes. Moreover, and importantly, access to this type of information increases the number of neuromorphic processes supported simultaneously in a single two-terminal device.

36 MATERIALS SCIENCE↗
DOE OSTI2020

Extending XACC for Quantum Optimal Control

Quantum computing vendors are beginning to open up application programming interfaces for direct pulse-level quantum control. With this, programmers can begin to describe quantum kernels of execution via sequences of arbitrary pulse shapes. This opens new avenues of research and development with regards to smart quantum compilation routines that enable direct translation of higher-level digital assembly representations to these native pulse instructions. In this work, we present an extension to the XACC system-level quantum-classical software framework that directly enables this compilation lowering phase via user-specified quantum optimal control techniques. This extension enables the translation of digital quantum circuit representations to equivalent pulse sequences that are optimal with respect to the backend system dynamics. Our work is modular and extensible, enabling third party optimal control techniques and strategies in both C++ and Python. We demonstrate this extension with familiar gradient-based methods like gradient ascent pulse engineering (GRAPE), gradient optimization of analytic controls (GOAT), and Krotov's method. Our work serves as a foundational component of future quantum-classical compiler designs that lower high-level programmatic representations to low-level machine instructions.

Nguyen, Thien↗
DOE OSTI2024

Method for Coupled Electromagnetic and Circuit Simulations to Evaluate Surge Arrester Performance in Protecting Equipment Against E1 HEMP

Surge arrester behavioral modeling for realistic systems embedded in an E1 high-altitude electromagnetic pulse environment inherently encompasses three interconnected complications: (1) the need to account for signal propagation across two domains, electromagnetics and electrical; (2) the need to include both linear and nonlinear circuit components in the analysis; and (3) the need to understand that the over-current and over-voltage mitigation performance is dependent not only on the properties of the surge arrester and protected load but also on the topology of the overall electrical network. This study presents a framework to address these challenges in a systematic manner to consider the effectiveness of protective measures for a common class of equipment in power generation facilities. Full-wave simulations were carried out to derive circuit-domain (i.e., lumped element–based) equivalent models for the excitation waveform and the physical components of the system. Then, these equivalent models were imported to a circuit solver and combined with a high-frequency surge arrester model to evaluate mitigation performance. The methodology outlined is general enough such that it can be applied for other electromagnetic interference problems that involve E2/E3 HEMP or microwave emissions.

42 ENGINEERING↗
DOE OSTI2022

Giallar: push-button verification for the qiskit Quantum compiler

This paper presents Giallar, a fully-automated verification toolkit for quantum compilers. Giallar requires no manual specifications, invariants, or proofs, and can automatically verify that a compiler pass preserves the semantics of quantum circuits. To deal with unbounded loops in quantum compilers, Giallar abstracts three loop templates, whose loop invariants can be automatically inferred. To efficiently check the equivalence of arbitrary input and output circuits that have complicated matrix semantics representation, Giallar introduces a symbolic representation for quantum circuits and a set of rewrite rules for showing the equivalence of symbolic quantum circuits. With Giallar, we implemented and verified 44 (out of 56) compiler passes in 13 versions of the Qiskit compiler, the open-source quantum compiler standard, during which three bugs were detected in and confirmed by Qiskit. Furthermore, our evaluation shows that most of Qiskit compiler passes can be automatically verified in seconds and verification imposes only a modest overhead to compilation performance.

automated verification↗
DOE OSTI2024

Power-Law Entanglement and Hilbert Space Fragmentation in Nonreciprocal Quantum Circuits

Quantum circuits utilizing measurement to evolve a quantum wave function offer a new and rich playground to engineer unconventional entanglement dynamics. Here, in this work, we introduce a hybrid, nonreciprocal setup featuring a quantum circuit, whose updates are conditioned on the state of a classical dynamical agent. In our example the circuit is represented by a Majorana quantum chain controlled by a classical N-state Potts chain undergoing pair flips. The local orientation of the classical spins controls whether randomly drawn local measurements on the quantum chain are allowed or not. This imposes a dynamical kinetic constraint on the entanglement growth, described by the transfer matrix of an N-colored loop model. It yields an equivalent description of the circuit by an SU(N)-symmetric Temperley-Lieb Hamiltonian or by a kinetically constrained surface growth model for an N-component height field. For N = 2, we find a diffusive growth of the half-chain entanglement toward a stationary profile S(L) ~ L 1/2 for L sites. For N ≥ 3, the kinetic constraints impose Hilbert space fragmentation, yielding subdiffusive growth toward S(L) ~ L 0.57 . This showcases how the control by a classical dynamical agent can enrich the entanglement dynamics in quantum circuits, paving a route toward novel entanglement dynamics in nonreciprocal hybrid circuit architectures.

1-dimensional spin chains↗
DOE OSTI2020

Unexpected Giant Microwave Conductivity in a Nominally Silent BiFeO 3 Domain Wall

Nanoelectronic devices based on ferroelectric domain walls (DWs), such as memories, transistors, and rectifiers, have been shown in recent years. Practical high-speed electronics, on the other hand, usually demand operation frequencies in the gigahertz (GHz) regime, where the effect of dipolar oscillation is important. Herein, an unexpected giant GHz conductivity on the order of 10 3 S m -1 is observed in certain BiFeO 3 DWs, which is about 100 000 times greater than the carrier-induced direct current (dc) conductivity of the same walls. Surprisingly, the nominal configuration of the DWs precludes the alternating current (ac) conduction under an excitation electric field perpendicular to the surface. Theoretical analysis reflects that the inclined DWs are stressed asymmetrically near the film surface, whereas the vertical walls in a control sample are not. The resultant imbalanced polarization profile can then couple to the out-of-plane microwave fields and induce power dissipation, which is confirmed by the phase-field modeling. Since the contributions from mobile-carrier conduction and bound-charge oscillation to the ac conductivity are equivalent in a microwave circuit, the research on local structural dynamics may open a new avenue to implement DW nano-devices for radio-frequency applications.

36 MATERIALS SCIENCE↗
DOE OSTI2025

Architectures and random properties of symplectic quantum circuits

Parametrized and random unitary (or orthogonal) n-qubit circuits play a central role in quantum information. As such, one could naturally assume that circuits implementing symplectic transformations would attract similar attention. However, this is not the case, as $\mathbb{SP}(d/2)$—the group of d × d unitary symplectic matrices—has thus far been overlooked. In this work, we aim at starting to fill this gap. We begin by presenting a universal set of generators $\mathcal{G}$ for the symplectic algebra $\mathfrak{sp}(d/2)$, consisting of one- and two-qubit Pauli operators acting on neighboring sites in a one-dimensional lattice. Here, we uncover two critical differences between such set, and equivalent ones for unitary and orthogonal circuits. Namely, we find that the operators in $\mathcal{G}$ cannot generate arbitrary local symplectic unitaries and that they are not translationally invariant. We then review the Schur–Weyl duality between the symplectic group and the Brauer algebra, and use tools from Weingarten calculus to prove that Pauli measurements at the output of Haar random symplectic circuits can converge to Gaussian processes. As a by-product, such analysis provides us with concentration bounds for Pauli measurements in circuits that form t-designs over $\mathbb{SP}(d/2)$. To finish, we present tensor-network tools to analyze shallow random symplectic circuits, and we use these to numerically show that computational-basis measurements anti-concentrate at logarithmic depth.

71 CLASSICAL AND QUANTUM MECHANICS, GENERAL PHYSIC↗
DOE OSTI2022

Possibilistic simulation of quantum circuits by classical circuits

In a breakthrough work, Bravyi, Gosset, and König (BGK) [Science 362, 308 (2018)] unconditionally proved that constant-depth quantum circuits are more powerful than their classical counterparts. Here, their result is equivalent to saying that a particular family of constant-depth quantum circuits takes classical circuits at least Ω⁡(log⁡n) depth to “simulate,” in a certain sense. In our paper, we formalize their sense of simulation, which we call “possibilistic simulation” or “p-simulation,” and construct explicit classical circuits that can p-simulate any depth-d quantum circuit with Clifford and t T-gates in depth O(d+t). Our classical circuits use {NOT,AND,OR} gates of fan-in ≤ 2.

71 CLASSICAL AND QUANTUM MECHANICS, GENERAL PHYSIC↗
DOE OSTI2020

Activation Energy for Solder Bond Degradation: Thermal Cycling of Field-aged Modules at Multiple Upper Temperatures

The reliability of solder joints in the solar cell metallization-interconnect system influences the lifetime of photovoltaic modules. Two field-aged modules-one with Sn 62 Pb 36 Ag 2 solder at the solder joints (Solarex MSX 60), and the other with the standard Sn 60 Pb 40 solder (Siemens M55)-were subjected to a modified thermal cycling (TC) test of IEC 61215. Three sections in each module were maintained at 85 degrees C, 95 degrees C, and 105 degrees C during the 15-minute high temperature dwell time. Current equivalent to the module short-circuit current was injected through the module when the chamber temperature was above 25 degrees C to simulate regular field operation. This novel approach aims to induce thermomechanical fatigue (TMF) at the solder joints and intermetallic compound (IMC) formation at the metal/solder interfaces. The activation energy (E a ) for solder bond degradation was calculated based on the series resistance (R s ) increase in TC testing rather than power drop to avoid the effect of confounding variables. Module-level R s increase in MSX 60 module after TC800 cycles and in M55 module after TC400 cycles was 1.22% and 183.7%, respectively. The E a determined for the module with 2wt% Ag is 0.24 eV and for that with the standard solder is 0.27 eV. The solder bond degradation seems to have been driven by TMF rather than IMC formation for both modules.

14 SOLAR ENERGY↗
DOE OSTI2023

A review of crosstalk polymorphic circuits and their scalability

Using a control variable, the functionality of Polymorphic circuits can be modified, making them adaptable and useful for reconfiguring circuit behavior — all the way from gate level to system level. State-of-the art polymorphic circuits are based on custom non-linear circuit design or emerging devices such as ambipolar FET, configurable magnetic devices etc. While some of these approaches are inefficient in performance, others involve exotic devices. The Crosstalk computing based polymorphic circuits offer a fresh perspective. In Crosstalk, the interconnect interference between nanoscale metal lines is intentionally engineered to exhibit the programmable Boolean logic behavior. This approach relies on the coupling between metal lines and not on the transistors for computing, resulting in better scalability, security by obscurity, and fault tolerance by reconfiguration. Our novel approach is backed by the mathematical formulation that conveys the rationale to generalize and achieve a wide variety of polymorphic circuits. Our experiments, including design, simulation, and Power Performance Area (PPA) characterization results indicate that crosstalk circuits provide significant improvement in transistor count (about 3x), switching energy (2x), and speed (1.5x) for polymorphic logic circuits. In the best-case scenario, the transistor count reduction is 5x. This paper presents Crosstalk computing’s fundamentals, polymorphism and the scalability aspects to compete/co-exist with CMOS for digital logic implementations below 10 nm. Our scalability study uses Open Source 7 nm PDK, considers all process variation aspects and accommodates worst-case scenarios. The study results for various benchmark circuits show that the Crosstalk technology is a viable alternative to CMOS for digital logic implementations below 10 nm, having 48% density, 57% power, and 10% performance gains over equivalent CMOS counterparts. Finally, we compare Crosstalk Polymorphic Circuit design technique with similar approaches described in related works and discuss its features and constraints.

97 MATHEMATICS AND COMPUTING↗
DOE OSTI2024

Fail-Safe Logic Design Strategies Within Modern FPGA Architectures

Fail-safe computing refers to computing systems that revert to a non-operational safe state when a fault occurs. In this paper, we investigate a circuit level technique as mitigation for single event upsets (SEUs) and fault injection attacks on field programmable gate arrays (FPGAs), and analyze the effectiveness of the technique as a fail-safe monitor for an encryption algorithm. The propagation of fault effects through FPGA primitives including lookup tables (LUTs) and programmable interconnect points (PIPs) is assessed within an FPGA architecture created using an open source tool, and validated using fault injection experiments on an FPGA. The analysis reveals additional vulnerabilities exist within reconfigurable architectures over those in equivalent fail-safe application specific integrated circuit (ASIC), thus requiring a more elaborate network of redundant circuits and checking logic. The configuration memory bits (CMBs), which configure routing and designate logic functions within the LUTs of the FPGA, add complexity to fail-safe design strategies by introducing additional fault conditions and fault propagation paths. A resource-efficient fail-safe circuit design technique called DEsign for Fail-safe in reCONfigurable systems (DEFCON) is proposed. The benefits and limitations associated with DEFCON are described in the context of fault injection experiments carried out as simulations and in FPGA hardware.

Bhakta, Priya A. [Univ. of New Mexico, Albuquerque↗
DOE OSTI2022

Algebraic compression of quantum circuits for Hamiltonian evolution

Here unitary evolution under a time-dependent Hamiltonian is a key component of simulation on quantum hardware. Synthesizing the corresponding quantum circuit is typically done by breaking the evolution into small time steps, also known as Trotterization, which leads to circuits the depth of which scales with the number of steps. When the circuit elements are limited to a subset of SU(4) - or equivalently, when the Hamiltonian may be mapped onto free fermionic models - several identities exist that combine and simplify the circuit. Based on this, we present an algorithm that compresses the Trotter steps into a single block of quantum gates using algebraic relations between adjacent circuit elements. This results in a fixed depth time evolution for certain classes of Hamiltonians. We explicitly show how this algorithm works for several spin models, and demonstrate its use for adiabatic state preparation of the transverse field Ising model.

71 CLASSICAL AND QUANTUM MECHANICS, GENERAL PHYSIC↗
DOE OSTI2024

IBR Short Circuit Modeling in ETAP

Mohammad Zadeh from ETAP presented various modeling improvements that included the following: • Address convergence issues by using complete Norton Equivalent model including the IBR series filter impedance. • Fault ride through identification within iterations while short circuit results have not been converged and how that may impact final SC results. • Options for FRT curve 1- using a timer to lock FRT logic vs a hysteresis in FRT curve to avoid unwanted toggling. • Report recent co-operation between software vendors (Aspen, CAPE and ETAP) for adopting a C++ interface for IBR blackbox SC modeling. There was lot of interest to know about the model improvements that are being considered.

24 POWER TRANSMISSION AND DISTRIBUTION↗
DOE OSTI2021

Globally Optimizing QAOA Circuit Depth for Constrained Optimization Problems

We develop a global variable substitution method that reduces n-variable monomials in combinatorial optimization problems to equivalent instances with monomials in fewer variables. We apply this technique to 3-SAT and analyze the optimal quantum unitary circuit depth needed to solve the reduced problem using the quantum approximate optimization algorithm. For benchmark 3-SAT problems, we find that the upper bound of the unitary circuit depth is smaller when the problem is formulated as a product and uses the substitution method to decompose gates than when the problem is written in the linear formulation, which requires no decomposition.

3-SAT↗
DOE OSTI2023

A Cryogenic Readout IC with 100 KSPS in-Pixel ADC for Skipper CCD-in-CMOS Sensors

The Skipper CCD-in-CMOS Parallel Read-Out Circuit (SPROCKET) is a mixed-signal front-end design for the readout of Skipper CCD-in-CMOS image sensors. SPROCKET is fabricated in a 65 nm CMOS process and each pixel occupies a 50$\mu$m $\times$ 50$\mu$m footprint. SPROCKET is intended to be heterogeneously integrated with a Skipper-in-CMOS sensor array, such that one readout pixel is connected to a multiplexed array of nine Skipper-in-CMOS pixels to enable massively parallel readout. The front-end includes a variable gain preamplifier, a correlated double sampling circuit, and a 10-bit serial successive approximation register (SAR) ADC. The circuit achieves a sample rate of 100 ksps with 0.48 $\mathrm{e^-_{rms}}$ equivalent noise at the input to the ADC. SPROCKET achieves a maximum dynamic range of 9,000 $e^-$ at the lowest gain setting (or 900 $e^-$ at the lowest noise setting). The circuit operates at 100 Kelvin with a power consumption of 40 $\mu W$ per pixel. A SPROCKET test chip was submitted in September 2022, and test results will be presented at the conference.

46 INSTRUMENTATION RELATED TO NUCLEAR SCIENCE AND ↗
DOE OSTI2022

Bifacial all-perovskite tandem solar cells

The efficiency of all-perovskite tandem devices falls far below theoretical efficiency limits, mainly because a widening bandgap fails to increase open-circuit voltage. We report on a bifacial all-perovskite tandem structures with an equivalent efficiency of 29.3% under back-to-front irradiance ratio of 30. This increases energy yield and reduces the required bandgap of a wide-bandgap cell. Open-circuit voltage deficit is therefore minimized, although its performance under only front irradiance is not ideal. The bifacial device needs a sputtered rear transparent electrode, which could reduce photon path length and deteriorate stability of Pb-Sn perovskites. Embedding a light-scattering micrometer-sized particle layer into perovskite to trap light, effectively increases absorptance by 5 to 15% in the infrared region. Using a nonacidic hole transport layer markedly stabilizes the hole-extraction interface by avoiding proton-accelerated formation of iodine. These two strategies together increase efficiency of semitransparent Pb-Sn cells from 15.6 to 19.4%, enabling fabrication of efficient bifacial all-perovskite tandem devices.

14 SOLAR ENERGY↗
DOE OSTI2022

Equivalence of quantum barren plateaus to cost concentration and narrow gorges

Optimizing parameterized quantum circuits (PQCs) is the leading approach to make use of near-term quantum computers. However, very little is known about the cost function landscape for PQCs, which hinders progress towards quantum-aware optimizers. In this work, we investigate the connection between three different landscape features that have been observed for PQCs: (1) exponentially vanishing gradients (called barren plateaus (BPs)), (2) exponential cost concentration about the mean, and (3) the exponential narrowness of minima (called narrow gorges). Here we analytically prove that these three phenomena occur together, i.e., when one occurs then so do the other two. A key implication of this result is that one can numerically diagnose BPs via cost differences rather than via the computationally more expensive gradients. More broadly, our work shows that quantum mechanics rules out certain cost landscapes (which otherwise would be mathematically possible), and hence our results could be interesting from a quantum foundations perspective.

71 CLASSICAL AND QUANTUM MECHANICS, GENERAL PHYSIC↗