Engineering Papers⌕ Search

SEARCH · Engineering Papers

Results for “circuit faults”

Search indexed NASA NTRS and DOE OSTI research on propulsion, heat transfer, battery materials and energy systems. Follow report and document links to the original sources.

Quote a phrase for an exact phrase match. Source license links do not imply unrestricted reuse.

At least 127 records · Page 7
All sourcesNASA NTRSDOE OSTI
NASA NTRS1986

Measurement and application of fault latency

The time interval between the occurrence of a fault and the detection of the error caused by the fault is divided by the generation of that error into two parts: fault latency and error latency. Since the moment of error generation is not directly observable, all related works in the literature have dealt with only the sum of fault and error latencies, thereby making the analysis of their separate effects impossible. To remedy this deficiency, (1) a new methodology for indirectly measuring fault latency is presented; the distribution of fault latency is derived from the methodology; and (3) the knowledge of fault latency is applied to the analysis of two important examples. The proposed methodology has been implemented for measuring fault latency in the Fault-Tolerant Multiprocessor (FTMP) at the NASA Airlab. The experimental results show wide variations in the mean fault latencies of different function circuits within FTMP. Also, the measured distributions of fault latency are shown to have monotone hazard rates. Consequently, Gamma and Weibull distributions are selected for the least-squares fit as the distribution of fault latency.

Shin, K. G.↗
DOE OSTI2025

Optimization-Based Data-Driven Approach for Detecting Fault Location in Power Systems

In grids with large penetration of converterinterfaced resources (CIRs), measurements of voltage, current, and line parameters can fluctuate significantly during fault conditions. These fluctuations, combined with complex network topologies and extensive system branching, make accurate fault location challenging. Faults, such as short circuits, can cause prolonged outages with serious socio-economic impacts, highlighting the need for rapid fault identification to minimize downtime. However, current fault detection methods—such as relays and digital fault recorders—often relay information too slowly, impeding swift corrective action. Given the limited availability of high-resolution phasor measurement units, this paper introduces an optimization-based observer to estimate fault locations, grid line parameters, and voltages using local CIR measurements. To preserve the confidentiality of CIRs and enhance estimation accuracy, this study uses a black-box model of CIRs. This bottom-up, event-driven approach can enhances protection and control systems through optimized and real-time fault detection. Simulation results show that the optimization-based data-driven observer can accurately detect fault locations and estimate grid states and parameters, providing valuable insights for utilities and operators in grid applications.

Subedi, Sunil [ORNL] (ORCID:000000034069090X)↗
NASA NTRS2006

Evolutionary Based Techniques for Fault Tolerant Field Programmable Gate Arrays

The use of SRAM-based Field Programmable Gate Arrays (FPGAs) is becoming more and more prevalent in space applications. Commercial-grade FPGAs are potentially susceptible to permanently debilitating Single-Event Latchups (SELs). Repair methods based on Evolutionary Algorithms may be applied to FPGA circuits to enable successful fault recovery. This paper presents the experimental results of applying such methods to repair four commonly used circuits (quadrature decoder, 3-by-3-bit multiplier, 3-by-3-bit adder, 440-7 decoder) into which a number of simulated faults have been introduced. The results suggest that evolutionary repair techniques can improve the process of fault recovery when used instead of or as a supplement to Triple Modular Redundancy (TMR), which is currently the predominant method for mitigating FPGA faults.

Larchev, Gregory V.↗
DOE OSTI2022

Power Electronics Based Self-Monitoring and Diagnosing for Photovoltaic Systems

Faults in photovoltaic (PV) systems can seriously affect the efficiency, energy yield, cost, safety, and reliability of PV plants. Condition monitoring of PV plants is, therefore, a very important approach to estimating the health condition of PV modules and power electronics in the system. However, additional hardware for PV system monitoring adds cost to the system's operation; delayed maintenance service also causes additional energy production loss. The Center for Power Electronics Systems (CPES) at the Virginia Polytechnic Institute and State University and Siemens Cooperate Research developed the online impedance measurement for a PV panel self-monitoring and diagnosing technology using the DC-DC converter connected to the panel. Small-signal impedances of a monocrystalline silicon PV panel were modeled and simulated to reflect fault conditions such as the short-circuit, hot-spot, and junction box faults. Modeling and simulation results were validated firstly using a test setup consisting of a solar simulator, a network analyzer, small-signal injectors, and a monocrystalline PV panel rated at 300 W.

14 SOLAR ENERGY↗
NASA NTRS1966

Circuit protects regulated power supply against overload current

Sensing circuit in which a tunnel diode controls a series regulator transistor protects a low voltage transistorized dc regulator from damage by excessive load currents. When a fault occurs, the faulty circuit is limited to a preset percentage of the current when limiting first occurs.

Airth, H. B.↗
NASA NTRS1993

Design methods for fault-tolerant finite state machines

VLSI electronic circuits are increasingly being used in space-borne applications where high levels of radiation may induce faults, known as single event upsets. In this paper we review the classical methods of designing fault tolerant digital systems, with an emphasis on those methods which are particularly suitable for VLSI-implementation of finite state machines. Four methods are presented and will be compared in terms of design complexity, circuit size, and estimated circuit delay.

Niranjan, Shailesh↗
NASA NTRS2017

Hybrid Direct-Current Circuit Breaker

A circuit breaking system includes a first branch including at least one solid-state snubber; a second branch coupled in parallel to the first branch and including a superconductor and a cryogenic contactor coupled in series; and a controller operatively coupled to the at least one solid-state snubber and the cryogenic contactor and programmed to, when a fault occurs in the load circuit, activate the at least one solid-state snubber for migrating flow of the electrical current from the second branch to the first branch, and, when the fault is cleared in the load circuit, activate the cryogenic contactor for migrating the flow of the electrical current from the first branch to the second branch.

Wang, Ruxi↗
DOE OSTI2021

Switching Device-Cognizant Sequential Distribution System Restoration

This paper presents an optimization framework for sequential reconfiguration using an assortment of switching devices and repair process in distribution system restoration. Compared to existing studies, this paper considers types, capabilities and operational limits of different switching devices, making it applicable in practice. We develop a novel multi-phase method to find the optimal sequential operation of various switching devices and repair faulted areas. We consider circuit breakers, reclosers, sectionalizers, load breaker switches, and fuses. The switching operation problem is decomposed into two mixed-integer linear programming (MILP) subproblems. The first subproblem determines the optimal network topology and estimates the number of steps to reach that topology, while the second subproblem generates a sequence of switching operations to coordinate the switches. For repairing the faults, we design an MILP model that dispatches repair crews to clear faults and replace melted fuses. After clearing a fault, we update the topology of the network by generating a new sequence of switching operations, and the process continues until all faults are cleared. To improve the computational efficiency, a network reduction algorithm is developed to group line sections, such that only switchable sections are present in the reduced network. The proposed method is validated on the IEEE 123-bus and 8500-bus systems.

distribution system↗
NASA NTRS1981

Fault-tolerant computer study

A set of building block circuits is described which can be used with commercially available microprocessors and memories to implement fault tolerant distributed computer systems. Each building block circuit is intended for VLSI implementation as a single chip. Several building blocks and associated processor and memory chips form a self checking computer module with self contained input output and interfaces to redundant communications buses. Fault tolerance is achieved by connecting self checking computer modules into a redundant network in which backup buses and computer modules are provided to circumvent failures. The requirements and design methodology which led to the definition of the building block circuits are discussed.

Rennels, D. A.↗
NASA NTRS2015

Architecture, Voltage, and Components for a Turboelectric Distributed Propulsion Electric Grid (AVC-TeDP)

The purpose of this effort was to advance the selection, characterization, and modeling of a propulsion electric grid for a Turboelectric Distributed Propulsion (TeDP) system for transport aircraft. The TeDP aircraft would constitute a miniature electric grid with 50 MW or more of total power, two or more generators, redundant transmission lines, and multiple electric motors driving propulsion fans. The study proposed power system architectures, investigated electromechanical and solid state circuit breakers, estimated the impact of the system voltage on system mass, and recommended DC bus voltage range. The study assumed an all cryogenic power system. Detailed assumptions within the study include hybrid circuit breakers, a two cryogen system, and supercritical cyrogens. A dynamic model was developed to investigate control and parameter selection.

power↗
DOE OSTI2021

Traveling Wave Relays for Distribution Feeder Protection with High Penetrations of Distributed Energy Resources

Increased penetration of power electronics interfaced Distributed Energy Resources (DER) like PV, electric vehicle and battery storage in the distribution system (both in numbers and sizes) may cause bi-directional power flows under normal operation. In addition, they contribute low fault current under short circuit conditions. These two changes can impact the proper operation of legacy protection systems. This can add additional challenges during weak grid and islanded operation. In this research, traveling wave (high frequency) signature based protection scheme is proposed for future distribution systems. Simulations are performed under different transient scenarios to provide insight into the high frequency signatures to show the traveling wave behavior. Finally, this paper discusses the importance of sensing and digital processing requirements for traveling-wave protection in distribution system.

41 EE - Solar Energy Technologies Office (EE-4S)↗
DOE OSTI2022

Converter-Interfaced CHP Plant for Improved Grid-Integration, Flexibility and Resiliency

GE Research and its partner GE Renewables have proposed the use of an interface converter solution to increase the penetration of small to medium-sized CHP (1MWe to 20MWe) into distribution grids and improve their flexibility and grid support capability. Indeed, the proposed interface converter solution thanks to presence of the grid-ready inverter, allows to streamline the compliance to grid codes requirements, reduce the interconnection delays and costs and ultimately one of the main barriers for CHP adoption by commercial and industrial facilities. An additional benefit provided by the interface converter is the use of the grid-ready inverter for reactive power which eliminates the need of sizing the generator for that capability. These two benefits highly favor the economic feasibility of converter-interfaced CHP. Five user cases, each in one of the leading U.S states for CHP potential reported by the DOE in its estimation of the U.S Technical Potential of CHP, were selected to compare the economic performances of converter-interfaced CHP as compared with directly-coupled. They include a college campus in California, a hospital in New York, a water reclamation plant in Texas, a hotel in Minnesota, and a large office building in Pennsylvania. Results showed that, the presence of the interface converter allows to increase the return on investment (ROI) by 0.5 to 2 percentage points in most of the cases (4 of 5). Indeed, the interface converter by shortening the interconnection process allows to accelerate revenues while reducing interconnection costs. Added to the reduced cost of the required generator these savings trade favorably the capital cost of the converter. The analysis also showed that the profitability of the converter-interfaced CHP is highly sensitive to the energy price, interconnection delay, and converter cost. However, it appears that if the interface converter can shorten the interconnection process by at least 6 months, adopting this solution will be more economically viable than directly-coupled configuration in almost all the +23,000 sites of the U.S Technical Potential CHP. The evaluation of the benefits of a converter-interfaced CHP also showed that it enables higher ROI when coupled with other distributed energy resources (DER) such as battery energy systems (BESS) or solar photovoltaic (PV). Indeed, in those scenario, the grid-ready inverter included in the interface converter eliminates the need of separate inverters if DC-coupling is used. On the technical performance, it has been verified that the presence of the interface converter allows to reduce by 70% to 80% the CHP short-circuit contribution to grid faults. This not only reduces the mechanical and thermal stresses exposed to the CHP electrical components but also increases the grid hosting capacity which ultimately enables higher penetrations CHP. Another key benefit of the interface converter validated with hardware-in-the-loop simulations and testing is its superior capability for reactive power support. Indeed, using a power hardware testbed with two +700kW inverters configured in back-to-back, a microgrid controller and actual facilities loads it was demonstrated that the presence of the interface converter can help maintain a power factor near ~1 or regulate the voltage to ~1.0pu at the point of common coupling. This benefit can be highly valuable if in the future, due to higher penetration of renewable distributed energy resources (DER), utilities start billing demand charge based on kVA instead of kW as currently. It was also validated that converter-interfaced CHP can dispatch heat and power commands and seamlessly switch between the two modes while consistently controlling the power factor or voltage at PCC. Indeed, the power hardware testing showed that grid-connected converter-interfaced CHP can follow either the power or heat demand while maintaining a unity power factor at converter output. This research proved that the adoption of an interface converter as the solution for interconnection of CHP system into the distribution grid can greatly improve the economic feasibility of small to medium-sized CHP as well as the plant power quality, flexibility and resiliency. Additionally, it allows increased penetrations of CHP into the distribution grid, extends their grid support capability, and facilitates the integration of BESS and PV DER by streamlining their collocation within the same facilities. This ultimately provides an opportunity for commercial and small industrial facilities in the U.S to accelerate their energy transition thanks to the high energy efficiency of CHP systems and its reliable, flexible, and resilient microgrid operation when interconnected with an interface converter.

24 POWER TRANSMISSION AND DISTRIBUTION↗
DOE OSTI2025

Tiny Tapeout Laser Scan

Fault analysis of integrated circuits (ICs) is crucial for the understanding of the devices’ functionality. However, more traditional methods of probing and measuring signals are not possible for ICs due to their feature sizes going under the micron range.

Dominguez Rodriguez, Ever Joaquin [Sandia National↗
NASA NTRS1991

PASP, a high voltage array/plasma interaction experiment

The author discusses the photovoltaic array space power (PASP) experiment, which is designed to obtain data on the interaction between high-voltage photovoltaic arrays and the polar, low-earth plasma environment. Up to six small test arrays (three each of planar and concentrator designs) can be voltage biased over a range of +/- 500 V. During the bias voltage sequence, the array current leakage is measured and array arc events are monitored. If any arcing occurs the arc characteristics will be measured by a transient pulse monitor. An emitter is included to allow voltage bias to be applied to a plasma-charged or uncharged spacecraft. Similarly, the frames of the concentrator arrays can be left floating or can be tied to the negative array terminal. An environmental data scan is made before each bias voltage sequence. This scan collects information on the plasma, array-current-versus-voltage curves, and neutral particle partial pressure. The requirement for high voltages created problems which were met by circuit isolation and logical fault protection.

Burger, Dale R.↗
NASA NTRS2017

Advanced Stirling Convertor Control Unit Testing at NASA Glenn Research Center in the Radioisotope Power Systems System Integration Laboratory

Future NASA missions could include establishing Lunar or Martian base camps, exploring Jupiters moons and travelling beyond where generating power from sunlight may be limited. Radioisotope Power Systems (RPS) provide a dependable power source for missions where inadequate sunlight or operational requirements make other power systems impractical. Over the past decade, NASA Glenn Research Center (GRC) has been supporting the development of RPSs. The Advanced Stirling Radioisotope Generator (ASRG) utilized a pair of Advanced Stirling Convertors (ASC). While flight development of the ASRG has been cancelled, much of the technology and hardware continued development and testing to guide future activities. Specifically, a controller for the convertor(s) is an integral part of a Stirling-based RPS. For the ASRG design, the controller maintains stable operation of the convertors, regulates the alternating current produced by the linear alternator of the convertor, provides a specified direct current output voltage for the spacecraft, synchronizes the piston motion of the two convertors in order to minimize vibration as well as manage and maintain operation with a stable piston amplitude and hot end temperature. It not only provides power to the spacecraft but also must regulate convertor operation to avoid damage to internal components and maintain safe thermal conditions after fueling. Lockheed Martin Coherent Technologies has designed, developed and tested an Engineering Development Unit (EDU) Advanced Stirling Convertor Control Unit (ACU) to support this effort. GRC used the ACU EDU as part of its non-nuclear representation of a RPS which also consists of a pair of Dual Advanced Stirling Convertor Simulator (DASCS), and associated support equipment to perform a test in the Radioisotope Power Systems System Integration Laboratory (RSIL). The RSIL was designed and built to evaluate hardware utilizing RPS technology. The RSIL provides insight into the electrical interactions between as many as 3 radioisotope power generators, associated control strategies, and typical electric system loads. The first phase of testing included a DASCS which was developed by Johns Hopkins UniversityApplied Physics Laboratory and simulates the operation and electrical behavior of a pair of ASCs in real time via a combination of hardware and software. Testing included the following spacecraft electrical energy storage configurations: capacitive, battery, and supercapacitor. Testing of the DASCS and ACU in each energy storage configuration included simulation of a typical mission profile, and transient voltage and current data during load turn-on/turn-off. Testing for these devices also included the initiation of several system faults such as short circuits, electrical bus over-voltage, under-voltage and a dead bus recovery to restore normal power operations. The goal of this testing was to verify operation of the ACU(s) when connected to a spacecraft electrical bus.

Dugala, Gina M.↗