Engineering Papers⌕ Search

SEARCH · Engineering Papers

Results for “SiC devices”

Search indexed NASA NTRS and DOE OSTI research on propulsion, heat transfer, battery materials and energy systems. Follow report and document links to the original sources.

Quote a phrase for an exact phrase match. Source license links do not imply unrestricted reuse.

At least 127 records · Page 7
All sourcesNASA NTRSDOE OSTI
DOE OSTI2024

High Power Test Results For A Cylindrical-Shell SiC Higher-Order-Mode DAMPER

The next high-current Electron Ion Collider (EIC) is a new accelerator to be built at Brookhaven National Laboratory (BNL) in collaboration with Thomas Jefferson National Accelerator Facility (TJNAF). In the EIC Electron Storage Ring (ESR), there will be beam currents up to 2.5 A, which will excite massive Higher-Order-Modes (HOM) power in the 17 single-cell 591 MHz Superconducting Radio Frequency (SRF) cavities. To damp the HOM power in the ESR SRF cavities is a challenge. A room temperature cylindrical shell shape Silicon Carbide (SiC) Beamline HOM Absorber (BLA) was chosen as the baseline design, due to its broadband and high-power capability, and previous demonstrations at other accelerator facilities, albeit at much lower power. Because the EIC BLA HOM power dissipation is significantly greater than the previous applications, it is imperative to carry out high power testing to determine the maximum device performance levels achievable for thermal transport, RF breakdown, and mechanical stress, prior to finalizing the design. A SiC HOM absorber with state-of-the-art geometry size was prototyped to verify shrink-fit technique, test outgassing rate, and high power handling capability. This paper presents the HOM damper’s prototyping and test results.

43 PARTICLE ACCELERATORS↗
DOE OSTI2022

Triple Phase-Shift Optimization of SiC-based Dual-Active Bridge DC/AC Converter

This paper presents a loss-optimized Triple Phase-Shift (TPS) switching strategy for Dual-Active Bridge (DAB) based converters. The proposed strategy considers minimizing total converter loss with respect to minimizing device rms cur-rents, enabling Zero-Voltage Switching (ZVS) turn-on of devices and accurate control of device turn-off current. A model for switching currents is presented, followed by a loss model and optimization strategy. A 1.3kV/100kW prototype based on SiC MOSFETs was used in this work and experimental results up to 10kW show the proposed TPS strategy to be more efficient for operation.

Vetrivelan, Adithyan↗
DOE OSTI2024

High-power test results for a cylindrical-shell silicon carbide higher-order-mode damper

The next high-current Electron-Ion Collider (EIC) is a new accelerator to be built at Brookhaven National Laboratory in collaboration with Thomas Jefferson National Accelerator Facility. In the EIC Electron Storage Ring (ESR), there will be beam currents of up to 2.5 A, which will excite massive higher-order-mode (HOM) power in the 17 single-cell 591 MHz superconducting radio-frequency (SRF) cavities. Damping the HOM power in the ESR SRF cavities is a challenge. A room temperature cylindrical shell shape silicon carbide (SiC) beamline HOM absorber (BLA) was chosen as the baseline design, due to its broadband and high-power capability, and previous demonstrations at other accelerator facilities, albeit at much lower power. Because the EIC BLA HOM power dissipation is significantly greater than the previous applications, it is imperative to carry out high-power testing to determine the maximum device performance levels achievable for thermal transport, rf breakdown, and mechanical stress, prior to finalizing the design. A SiC HOM absorber with a state-of-the-art geometry size was prototyped to verify the shrink-fit technique, test outgassing rate, and high-power handling capability. This paper presents the HOM damper’s prototyping and test results. Published by the American Physical Society 2024

43 PARTICLE ACCELERATORS↗
DOE OSTI2021

Switching Characteristics of a 1.2 kV, 50 mΩ SiC Monolithic Bidirectional Field Effect Transistor (BiDFET) with Integrated JBS Diodes

—The switching performance of large area (1cm x 1cm) monolithic 1.2 kV 50 mΩ 4H-SiC bidirectional field effect transistor (BiDFET) with integrated JBS diodes is reported for the first time. The devices were fabricated in a 6-inch commercial foundry and then packaged in a custom-designed four-terminal module. The switching performance of the BiDFET has been observed to be 1.4x better than that of its internal JBSFETs. Dynamic characterization was performed at 800 V with different gate resistances, current levels and case temperatures. An increase in switching losses was observed for the BiDFET with increasing gate resistance and current level as observed for SiC power MOSFETs. The BiDFET showed a 9% reduction in total switching loss from 25 °C to 150 °C with a current of 10 A.

Silicon Carbide, Monolithic, Bidirectional, FourQu↗
DOE OSTI2023

Bias-pulsed atomic layer etching of 4H-silicon carbide producing subangstrom surface roughness

A new approach to atomic layer etching (ALE) has been demonstrated, and its application to 4H-SiC is reported here. By pulsing only the DC bias for an Ar/Cl2 inductively coupled plasma-reactive ion etching system, the etch cycle duration is reduced by more than an order of magnitude relative to conventional ALE processes. Gas flows are not changed throughout the ALE process. With this process protocol, we achieved an etch rate of 2.48±0.09 Å/cycle with 6 s cycles, an RMS surface roughness (Rq) of 0.83±0.08 Å, and an ALE synergy value of S = 99%. The parameters explored within this ALE process demonstrate effective subangstrom smoothening of 4H-SiC surfaces and is well-suited for a variety of classical and quantum device nanofabrication.

42 ENGINEERING↗
DOE OSTI2024

Wide Bandgap Generation (WBGen): Developing the Future Wide Bandgap Power Electronics Engineering Workforce

This Final Technical Report (FTR) summarizes the work conducted at the Center for Power Electronics Systems (CPES) under the Wide-Bandgap Generation (WBGen) fellowship and traineeship program established by the Advanced Manufacturing and Technologies Office (AMMTO) of the U.S. Department of Energy Office of Energy Efficiency and Renewable Energy (EERE) at Virginia Tech, which had as main objective to train the next generation of U.S. citizen power engineers with wide-bandgap (WBG) power semiconductor expertise, with the intent to aid in fulfilling the future workforce needs in this field. The latter was deemed of strategic importance given the fast-paced growth observed—and predicted—in the demand of this technical expertise, whose practitioners have become the enablers and executioners of the electrification transformation process that not just the U.S., but the whole world, is currently undergoing as it seeks for more effective and efficient ways to use energy. As such, the WBGen program set forth to achieve its educational goals, which in addition sought to broaden the range of WBG-based power electronics by conducting research and development on high-efficiency grid apparatus and high-efficiency electrical power systems, and to also enhance the power engineering curriculum by formalizing WBG-oriented design procedures replacing existent yet now obsolete design procedures developed for Silicon (Si) based power electronics. This effort led CPES to spearhead the development of a new major within The Bradley Electrical and Computer Engineering (ECE) Department at Virginia Tech, namely Electronic Power and Energy Systems (EPES), which coalesced power electronics and power systems courses to provide undergraduate students with a strong formation in the power engineering field, while creating a pipeline of graduate students that could pursue the WBG-based curriculum and conduct research at CPES. In all, in what is considered a true success, eight of the twenty WBGen fellows that graduated program were recruited from the ECE department undergraduate cohort. The traineeship emphasized as well, from its beginning, the partnership with industry and national laboratories, which took advantage of the successful industry consortium at CPES that has historically been formed by 80–90 power and energy companies working in close collaboration with the center. This gave WBGen fellows the accessibility and possibility to conduct internships at partner facilities during the summer months, focused solely on the evaluation, testing, and adoption of WBG devices, which were many times tightly related to their respective research work and plans. In addition, WBGen fellows conducted their main research work within the confines of research programs at CPES conducted with these industry partners, providing them with a unique opportunity to develop not just their technical expertise—while advancing their knowledge, but to also learn and practice a slew of skills needed for their professional growth. As such, the fellows tackled a variety of WBG-related research topics, from device reliability and capability aspects as well as packaging and integration, encompassing the use of advanced materials and new structures, current sharing challenges, and insulation systems, to advanced gate-drivers with integrated sensors and protection mechanisms and active current- and voltage-based control, to optimized layouts seeking to maximize the switching and power processing performance of these devices, to power processing solutions adopting Gallium-Nitride (GaN) and Silicon-Carbide (SiC) power semiconductors for a variety of applications; including radiation-hardened converters for space dc distribution systems, direct three-phase ac-to-ac power converters for aerospace systems, dc-ac inverters for automotive traction drives, high-frequency isolated dc-dc battery chargers also for heavy transportation systems, and medium-voltage dc-dc and dc-ac converters for distribution systems and future power grids. The WBGen program ultimately graduated a total of 20 power engineers, all experts on WBG-based power electronics, awarding 18 M.S. and 2 PhD degrees in the process. These fellows, all U.S. citizens, allowed CPES to increase the number of citizens students to 33 % at the peak of the program, as the traineeship made possible the recruitment of talent with more attractive graduate research assistantship (GRA) contracts. Unfortunately, the present U.S. citizen enrollment at CPES has declined back to historic levels—approximately 10 %, as the regular GRA rates are not competitive enough when compared with entry-level industry jobs. In all, WBGen fellows published a total of 7 peer-reviewed journal articles, 44 papers at international technical conferences, made 42 presentations at international technical conferences, and filed 4 invention disclosures and patent applications, which have since then been granted by the U.S. Patent and Trademark Office (USPTO). Their contribution to CPES, Virginia Tech, the United States, and the world, has been significant, and continues to yield results thanks to the exemplary career that the fellows have initiated at many of the partners of the program, which include Wolfspeed, Raytheon Technologies, Infineon, Lockheed Martin, Dominion Energy, Northrop Grumman, Rivian, Aerospace Corporation, Sandia National Laboratory, National Renewable Energy Laboratory, John Hopkins University, and Virginia Tech.

14 SOLAR ENERGY↗
DOE OSTI2021

The Creation of True Two-Dimensional Silicon Carbide

This paper reports the successful synthesis of true two-dimensional silicon carbide using a top-down synthesis approach. Theoretical studies have predicted that 2D SiC has a stable planar structure and is a direct band gap semiconducting material. Experimentally, however, the growth of 2D SiC has challenged scientists for decades because bulk silicon carbide is not a van der Waals layered material. Adjacent atoms of SiC bond together via covalent sp3 hybridization, which is much stronger than van der Waals bonding in layered materials. Additionally, bulk SiC exists in more than 250 polytypes, further complicating the synthesis process, and making the selection of the SiC precursor polytype extremely important. This work demonstrates, for the first time, the successful isolation of 2D SiC from hexagonal SiC via a wet exfoliation method. Unlike many other 2D materials such as silicene that suffer from environmental instability, the created 2D SiC nanosheets are environmentally stable, and show no sign of degradation. 2D SiC also shows interesting Raman behavior, different from that of the bulk SiC. Our results suggest a strong correlation between the thickness of the nanosheets and the intensity of the longitudinal optical (LO) Raman mode. Furthermore, the created 2D SiC shows visible-light emission, indicating its potential applications for light-emitting devices and integrated microelectronics circuits. We anticipate that this work will cause disruptive impact across various technological fields, ranging from optoelectronics and spintronics to electronics and energy applications.

77 NANOSCIENCE AND NANOTECHNOLOGY↗
DOE OSTI2020

Thermal shock resistance of multilayer silicon carbide receiver tubes for 800°C molten salt concentrating solar power application

CSP power tower receiver systems during rapid transient weather periods can be vulnerable to thermal shock conditions from rain that which can facilitate the onset of leaks and failures that can have catastrophic consequences. Silicon carbide (SiC) materials have attractive receiver application characteristics for being light weight, having high-strength and excellent thermal shock resistance performance which make them a particularly good fit for receiver absorber materials in CSP. In this investigation, the performance characteristics of Ceramic Tubular Products (CTP) SiC ceramic matrix composite (CMC), multilayered tubes were explored with respect to thermal shock performance for solar receiver applications in next generation CSP plants. Here, thermal shock testing was performed at the Sandia National Laboratories (SNL) Solar Furnace facility using a dynamic stage and thermal shock tube test setup. The tubes tested under incident solar heat flux of 100 W/cm2 were heated with inner tube temperatures reaching approximately 800 °C, with outer temperatures exceeding or just reaching 1000 El for the multilayer and monolithic SiC tubes respectively. The tubes were then quenched with simulated rain. The tubes were then cooled and subjected to hoop stress analysis using an Instron device to assess their subsequent mechanical strength. Furthermore, the on-sun study experimental results indicate an average of 24.2% and 97% higher hoop strength for the CMC tubes than those composed of monolithic SiC and aluminum oxide (A1203) respectively.

14 SOLAR ENERGY↗
DOE OSTI2020

Electron and hole mobility of rutile GeO 2 from first principles: An ultrawide-bandgap semiconductor for power electronics

Rutile germanium dioxide (r-GeO 2 ) is a recently predicted ultrawide-bandgap semiconductor with potential applications in high-power electronic devices, for which the carrier mobility is an important material parameter that controls the device efficiency. We apply first-principles calculations based on density functional and density functional perturbation theory to investigate carrier-phonon coupling in r-GeO 2 and predict its phonon-limited electron and hole mobilities as a function of temperature and crystallographic orientation. The calculated carrier mobilities at 300 K are μ elec , ⊥ c → = 244 cm 2 V –1 s –1 , μ elec , ∥ c → = 377 cm 2 V –1 s –1 , μ hole , ⊥ c → = 27 cm 2 V –1 s –1 , and μ hole , ∥ c → = 29 cm 2 V –1 s –1 . At room temperature, carrier scattering is dominated by the low-frequency polar-optical phonon modes. The predicted Baliga figure of merit of n -type r-GeO 2 surpasses several incumbent semiconductors such as Si, SiC, GaN, and β -Ga 2 O 3 , demonstrating its superior performance in high-power electronic devices.

71 CLASSICAL AND QUANTUM MECHANICS, GENERAL PHYSIC↗
DOE OSTI2022

Design Considerations for Developing 1.2 kV 4H-SiC BiDFET-enabled Power Conversion Systems

Bidirectional switches are essential for cycloconverter and matrix converter applications to facilitate single-stage AC-AC conversion without intermediate energy storage elements. The 1.2 kV 4H-SiC BiDFET was developed as the first monolithic bidirectional SiC power transistor. This paper describes the design considerations taken into account while creating the BiDFET device and developing custom packages for housing the switch in discrete form for low power applications and in module form for high-power applications. The realized switches are characterized for their on-state and switching performance. The versatility of the BiDFET device is demonstrated by operating a single BiDFET H-bridge in voltage-source-inverter and current-source-inverter topologies only by varying the gate bias on the individual BiDFETs and reversing the input-output connections.

Bidirectional, Silicon Carbide, Half-Bridge Module↗
DOE OSTI2021

A Study of Integrated Signal and Power Transfer for Compact Isolated SiC MOSFET Gate-Drivers

This work discusses a novel set of alternate implementations of isolated gate driver circuits for power electronic transistors. The proposed topologies for the driver have been designed specifically for SiC power MOSFET. Three different solutions are discussed, all of them providing the required gate turn-on and turn-off command signal with galvanic isolation, but also supplying power to the secondary side of the driver by means of magnetic transformers. The resulting solutions, all of them implemented with simple circuitry, enable the integration of the driver into the power cell, allowing for theoretical higher power density values in the final system. The principle of operation of the different solutions is discussed, and then the main relevant implementation details are presented. After that, the operation of the circuits is demonstrated experimentally, by testing a set of prototypes of these drivers. This provides a comprehensive design example that assesses the feasibility of the proposed solutions. Finally, the main results of the performance of the three gate drivers, on an SiC MOSFET-based prototype are presented and compared.

42 ENGINEERING↗
DOE OSTI2020

Using a carbon vacancy reduction material to increase average carrier lifetime in a silicon carbide semiconductor device

A semiconductor die and a process for fabricating the semiconductor die are disclosed. The semiconductor die has a substrate and a silicon carbide (SiC) epitaxial structure on the substrate. The SiC epitaxial structure includes at least a first N-type SiC layer, at least a first P-type SiC layer, and carbon vacancy reduction material, which has been implanted into a surface of the SiC epitaxial structure. Further, the SiC epitaxial structure has been annealed to mobilize the carbon vacancy reduction material to diffuse carbon atoms substantially throughout the SiC epitaxial structure, thereby increasing an average carrier lifetime in the SiC epitaxial structure.

36 MATERIALS SCIENCE↗
DOE OSTI2023

Design and Demonstration of an 850 V dc to 13.8 kV ac 100 kW Three-phase Four-wire Power Conditioning System Converter Using 10 kV SiC MOSFETs

In this paper, an 850 V dc to 13.8 kV ac 100 kW modular multilevel three-phase four-wire dc/ac converter based on 10 kV SiC MOSFETs is designed and demonstrated. The design considerations of key components, including the dc-link, device cooling, gate driver, isolated gate driver power supply (GDPS), medium voltage (MV) ac filter inductor, MV and medium frequency transformer, and the mechanical design are discussed. Two converters are designed, and two prototypes are developed, to study the converter paralleling operation and scalability. Both converters are fully tested up to their voltage and power ratings. However, the two converters are not identical. Based on the design and test results of the first converter, the MV power stage, transformer design, GDPS, as well as the low voltage power stage in the second converter are improved for smaller size and/or higher efficiency. Compared to the version 1 converter, the version 2 converter achieves 49% volume reduction and 2 percentage point efficiency improvement, with a peak efficiency of 98.4% at the rated power.

Li, Haiguo↗
DOE OSTI2025

Monolithic AlScN/SiC phononic waveguides for scalable acoustoelectric and quantum devices

Unlike conventional surface acoustic wave devices, phononic waveguide systems enable higher circuit density and stronger strain and piezoelectric fields, making them promising for advanced acoustoelectric and quantum applications. One such material system for generating and guiding phonons at gigahertz frequencies is AlScN on SiC, which can be synthesized by sputter depositing AlScN directly onto SiC wafers. The AlScN on the SiC platform allows for tightly vertically-confined acoustic modes with high electromechanical coupling, high speed of sound, and simple fabrication of strip and rib waveguides. Until now, this system has only been studied as a slab waveguide platform, i.e., without any lateral waveguiding. Here, we demonstrate a two-dimensionally confined phononic architecture in AlScN on SiC that supports guided modes at 2.95 and 4.05 GHz. These modes exhibit strong electromechanical coupling coefficients (k 2 = 4.27%) and propagation losses on the order of 10 dB/mm. Furthermore, this architecture is well-suited for phononic routing and power-efficient active or nonlinear devices such as amplifiers, mixers, and oscillators, and is compatible with the integration of quantum systems, including vacancy centers, charge carriers, photons, and spins, either embedded in SiC or heterogeneously integrated on the surface.

Electrical components↗
DOE OSTI2023

Adroit Materials Final Scientific/Technical Report kV-class GaN-based Junction Barrier Schottky diodes using ion implantation

The primary aim of this research was to develop GaN-based Junction Barrier Schottky (JBS) diodes using an innovative ion implantation process previously established in ARPA-E funded projects. The central focus of our proposed technology revolves around selective area p-type doping, accomplished through the implantation of Mg ions. This approach builds upon our successes in the ARPA-E PNDIODES program, advancing towards commercial device integration. Selective area p-doping plays a pivotal role in realizing the next generation of GaN-based power devices, capable of significantly reducing the carbon footprint in the United States by several million tons. While ion implantation is a well-established technique for achieving selective area doping in SiC and Si materials, its feasibility in GaN had not been demonstrated until now. To fabricate high voltage GaN JBS diodes, we initially created thick n-type drift layers with high carrier concentrations ranging from 5×1015 cm-3 to 2×1016 cm-3 and very high mobilities. Subsequently, Mg ions were selectively implanted to form p-type islands within the n-type drift layer. To reduce electric field crowding at the edge of the diode and to achieve high breakdown voltage, junction edge termination (JTE) and floating field rings (FFRs) were formed using Mg implantation. A high temperature, high-pressure post-implantation annealing process was carried out to activate the implanted Mg ions. As a result, we were able to demonstrate GaN JBS diodes with a breakdown voltage of 915 V and an on-resistance of 0.6 mΩ·cm2. These diodes exhibited a forward bias current density of 1 kA/cm2 at 1.5 V. Subsequently, we achieved GaN JBS diodes with a remarkable breakdown voltage of 1900 V and an on-resistance of 1.9 mΩ·cm2, capable of sustaining a forward bias current density of 0.5 kA/cm2 at 1.5 V. Importantly, the ON and OFF state performance of these GaN JBS diodes surpassed that of Si and SiC-based power diodes reported in existing literature. Lastly, we successfully grew 60 μm thick GaN:Si layers using HVPE with a carrier concentration of approximately 3 to 5×1015 cm-3. Based on simulation and empirical data these devices represent 5 kV GaN JBS power diodes, leveraging the developed processes in this project.

36 MATERIALS SCIENCE↗
DOE OSTI2020

Wide Band Gap Chalcogenide Semiconductors

Wide band gap semiconductors are essential for today’s electronic devices and energy applications because of their high optical transparency, controllable carrier concentration, and tunable electrical conductivity. The most intensively investigated wide band gap semiconductors are transparent conductive oxides (TCOs), such as tin-doped indium oxide (ITO) and amorphous In–Ga–Zn–O (IGZO), used in displays and solar cells, carbides (e.g., SiC) and nitrides (e.g., GaN) used in power electronics, and emerging halides (e.g., γ-CuI) and 2D electronic materials (e.g., graphene) used in various optoelectronic devices. Compared to these prominent materials families, chalcogen-based (Ch = S, Se, Te) wide band gap semiconductors are less heavily investigated but stand out because of their propensity for p-type doping, high mobilities, high valence band positions (i.e., low ionization potentials), and broad applications in electronic devices such as CdTe solar cells. This manuscript provides a review of wide band gap chalcogenide semiconductors. First, we outline general materials design parameters of high performing transparent semiconductors, as well as the theoretical and experimental underpinnings of the corresponding research methods. We proceed to summarize progress in wide band gap (EG > 2 eV) chalcogenide materials—namely, II–VI MCh binaries, CuMCh 2 chalcopyrites, Cu 3 MCh 4 sulvanites, mixed-anion layered CuMCh(O,F), and 2D materials—and discuss computational predictions of potential new candidates in this family, highlighting their optical and electrical properties. Then, we finally review applications—for example, photovoltaic and photoelectrochemical solar cells, transistors, and light emitting diodes—that employ wide band gap chalcogenides as either an active or passive layer. Overall, by examining, categorizing, and discussing prospective directions in wide band gap chalcogenides, this Review aims to inspire continued research on this emerging class of transparent semiconductors and thereby enable future innovations for optoelectronic devices.

37 INORGANIC, ORGANIC, PHYSICAL, AND ANALYTICAL CH↗
DOE OSTI2025

Epitaxial integration of superconducting nitrides with cubic GaN

Epitaxial combination of transition metal nitrides and group III-nitrides holds significant potential for novel device architectures, given their wide array of properties and similar lattice constants. However, the mixture of hexagonal and cubic crystals limits structural quality and has stymied development. This work will discuss the molecular beam epitaxy synthesis of metastable cubic GaN on 3C-SiC templates and its integration with cubic ZrN and NbN superconductors in single and multilayer heterostructures. The fully cubic nature of GaN and the epitaxial nature of all layers are confirmed via in situ and ex situ techniques. The electrical transport properties of transition metal nitrides on cubic GaN (001) are compared to those grown directly on 3C-SiC (001) and c-plane hexagonal GaN templates. The determination of a similar growth window for cubic wide-bandgap and superconducting metal nitrides creates a platform for new epitaxial device architectures and potential applications in metamaterials, quantum information science, and condensed matter physics.

Condensed matter physics↗