Engineering Papers⌕ Search

SEARCH · Engineering Papers

Results for “Read Only Memory”

Search indexed NASA NTRS and DOE OSTI research on propulsion, heat transfer, battery materials and energy systems. Follow report and document links to the original sources.

Quote a phrase for an exact phrase match. Source license links do not imply unrestricted reuse.

113 records · Page 7

Data, Photographs, Videos, and Information for the Niwot Ridge Subalpine Forest (US-NR1) AmeriFlux site

This data package contains data and information about the operation of the Niwot Ridge Subalpine Forest AmeriFlux site (US-NR1) between Nov 1998 to the present (2020). This data archive supplements the primary 30-min data storage for the US-NR1 data (i.e., https://doi.org/10.17190/AMF/1246088) by providing the following: (i) five-minute statistics (means, variances, covariances) of all data measured by the data system between Nov 1998 and September 2020 in netCDF format, (ii) CSV data files saved within the memory of the CR23X data loggers (as well as an archive of the data logger programs), (iii) an archive of previous 30-min ASCII data versions of the US-NR1 AmeriFlux data and information related to each data release (a replica of what can be found at http://urquell.colorado.edu/data_ameriflux/), (iv) a web calendar (in HTML format) documenting activity at the site (a replica of http://urquell.colorado.edu/calendar/), (v) photos (over 15,000) and video taken at the site between years 2001 and present day (2020), and (vi) several auxiliary datasets, primary related to trees near the site, soil moisture and soil temperature, and subcanopy radiation data. The data package is setup so that the web calendar, photos, and electronic logbook can be easily accessed on a local computer using a web browser. The provided data files are in either netCDF, CSV, ASCII, or MATLAB format. To obtain a better understanding about the archive, please start by reading the PDF: README_ESS_DIVE_USNR1_readme_first.pdf.

54 ENVIRONMENTAL SCIENCES↗

RKKY Exchange Bias Mediated Ultrafast All-Optical Switching of a Ferromagnet

The discovery of ultrafast helicity-independent all-optical switching (HI-AOS), as well as picosecond all-electrical switching of a ferrimagnet, has inspired the ultrafast spintronics community to explore ultrafast switching of a ferromagnet to achieve practical ultrafast storage and memory devices. Two explored mechanisms of HI-AOS of a ferromagnet in ferromagnet-ferrimagnet heterostructure are: a) exploiting the indirect exchange coupling with and b) injection of non-local spin current originated from a switching ferrimagnet. Here, in this manuscript, exchange mediated HI-AOS of a Ruderman–Kittel–Kasuya–Yosida (RKKY) exchange coupled “[Co/Pt]-multilayers/Pt spacer/CoGd” heterostructure is demonstrated. The authors have measured layer-resolved static magnetic properties, single-shot HI-AOS, and magnetization dynamics of the ferromagnetic Co/Pt multilayers (MLs), that are ferromagnetically or antiferromagnetically coupled with ferrimagnetic CoGd layers. Time-resolved magnetization dynamics reveal a 3.5 ps switching time of the Co/Pt MLs, which is the fastest switching of a ferromagnet reported to date. Employing an extended microscopic three-temperature model, the temporal dynamics of the exchange coupled ferromagnet–ferrimagnet heterostructure are simulated, qualitatively and quantitatively explaining the experimental switching phenomena. This work experimentally as well as theoretically establishes the mechanism of exchange mediated all-optical switching of ferromagnet-ferrimagnet heterostructures, which can be integrated with a magnetic tunnel junction for efficient reading after ultrafast energy-efficient switching.

36 MATERIALS SCIENCE↗

Design and implementation of I/O performance prediction scheme on HPC systems through large-scale log analysis

Abstract Large-scale high performance computing (HPC) systems typically consist of many thousands of CPUs and storage units used by hundreds to thousands of users simultaneously. Applications from large numbers of users have diverse characteristics, such as varying computation, communication, memory, and I/O intensity. A good understanding of the performance characteristics of each user application is important for job scheduling and resource provisioning. Among these performance characteristics, I/O performance is becoming increasingly important as data sizes rapidly increase and large-scale applications, such as simulation and model training, are widely adopted. However, predicting I/O performance is difficult because I/O systems are shared among all users and involve many layers of software and hardware stack, including the application, network interconnect, operating system, file system, and storage devices. Furthermore, updates to these layers and changes in system management policy can significantly alter the I/O behavior of applications and the entire system. To improve the prediction of the I/O performance on HPC systems, we propose integrating information from several different system logs and developing a regression-based approach to predict the I/O performance. Our proposed scheme can dynamically select the most relevant features from the log entries using various feature selection algorithms and scoring functions, and can automatically select the regression algorithm with the best accuracy for the prediction task. The evaluation results show that our proposed scheme can predict the write performance with up to 90% prediction accuracy and the read performance with up to 99% prediction accuracy using the real logs from the Cori supercomputer system at NERSC.

97 MATHEMATICS AND COMPUTING↗

Variation Tolerant and Energy-Efficient Charge Domain Compute-in-Memory Array with Binary and Multi-Level Cell Ferroelectric FET

Here, in this work, we present a variation-tolerant and energy-efficient charge-domain Ferroelectric FET (FeFET) based Compute-in-Memory (CiM) array design that is compatible with both binary and multi-level cell memory sensing. We demonstrate that: 1) by exploiting FeFET as a nonvolatile switch, its high ON/OFF ratio in the subthreshold region can suppress the error introduced by the inaccurate ON state conductance, thus realizing robust CiM operations, unlike the current-domain CiM design where the computation results is highly sensitive to the device conductance variation; 2) by leveraging a dense dynamic random access memory (DRAM)-like 1FeFET1C cell structure, the proposed design benefits from the existing high density DRAM establishment while also significantly relaxing the capacitor retention and transistor leakage requirement; 3) the charge-domain CiM supports both binary FeFET with minimum overhead and MLC FeFET with tolerable latency for MLC state sensing, whose efficacy is validated experimentally on both cell-level and array-level; 4) the proposed CiM shows much better device variation resilience than conventional current-domain CiM, and also improves inference accuracy. Macro-level evaluation results demonstrate significantly higher energy efficiency and area efficiency compared to prior CiM works.

Duan, Jiahui [University of Notre Dame, IN (United↗

PANTHER: A Programmable Architecture for Neural Network Training Harnessing Energy-Efficient ReRAM

The wide adoption of deep neural networks has been accompanied by ever-increasing energy and performance demands due to the expensive nature of training them. Additionally, numerous special-purpose architectures have been proposed to accelerate training: both digital and hybrid digital-analog using resistive RAM (ReRAM) crossbars. ReRAM-based accelerators have demonstrated the effectiveness of ReRAM crossbars at performing matrix-vector multiplication operations that are prevalent in training. However, they still suffer from inefficiency due to the use of serial reads and writes for performing the weight gradient and update step. A few works have demonstrated the possibility of performing outer products in crossbars, which can be used to realize the weight gradient and update step without the use of serial reads and writes. However, these works have been limited to low precision operations which are not sufficient for typical training workloads. Moreover, they have been confined to a limited set of training algorithms for fully-connected layers only. To address these limitations, we propose a bit-slicing technique for enhancing the precision of ReRAM-based outer products, which is substantially different from bit-slicing for matrix-vector multiplication only. We incorporate this technique into a crossbar architecture with three variants catered to different training algorithms. To evaluate our design on different types of layers in neural networks (fully-connected, convolutional, etc.) and training algorithms, we develop PANTHER, an ISA-programmable training accelerator with compiler support. Our design can also be integrated into other accelerators in the literature to enhance their efficiency. Our evaluation shows that PANTHER achieves up to 8.02×, 54.21×, and 103× energy reductions as well as 7.16×, 4.02×, and 16× execution time reductions compared to digital accelerators, ReRAM-based accelerators, and GPUs, respectively.

42 ENGINEERING↗