Engineering Papers⌕ Search

SEARCH · Engineering Papers

Results for “Semiconductor”

Search indexed NASA NTRS and DOE OSTI research on propulsion, heat transfer, battery materials and energy systems. Follow report and document links to the original sources.

Quote a phrase for an exact phrase match. Source license links do not imply unrestricted reuse.

At least 1,117 records · Page 62
All sourcesNASA NTRSDOE OSTI
DOE OSTI2022

Triggering cell death in cancers using self-illuminating nanocomposites

Bioinspired photocatalysis has resulted in efficient solutions for many areas of science and technology spanning from solar cells to medicine. Here we show a new bioinspired semiconductor nanocomposite (nanoTiO 2 DOPA-luciferase, TiDoL) capable of converting light energy within cancerous tissues into chemical species that are highly disruptive to cell metabolism and lead to cell death. This localized activity of semiconductor nanocomposites is triggered by cancer-generated activators. Adenosine triphosphate (ATP) is produced in excess in cancer tissues only and activates nearby immobilized TiDoL composites, thereby eliminating its off-target toxicity. The interaction of TiDoL with cancerous cells was probed in situand in real-time to establish a detailed mechanism of nanoparticle activation, triggering of the apoptotic signaling cascade, and finally, cancer cell death. Activation of TiDoL with non-cancerous cells did not result in cell toxicity. Exploring the activation of antibody-targeted semiconductor conjugates using ATP is a step toward a universal approach to single-cell-targeted medical therapies with more precision, efficacy, and potentially fewer side effects.

60 APPLIED LIFE SCIENCES↗
DOE OSTI2024

Measuring the Electronic Bandgap of Carbon Nanotube Networks in Non-Ideal p-n Diodes

The measurement of the electronic bandgap and exciton binding energy in quasi-one-dimensional materials such as carbon nanotubes is challenging due to many-body effects and strong electron–electron interactions. Unlike bulk semiconductors, where the electronic bandgap is well known, the optical resonance in low-dimensional semiconductors is dominated by excitons, making their electronic bandgap more difficult to measure. In this work, we measure the electronic bandgap of networks of polymer-wrapped semiconducting single-walled carbon nanotubes (s-SWCNTs) using non-ideal p-n diodes. We show that our s-SWCNT networks have a short minority carrier lifetime due to the presence of interface trap states, making the diodes non-ideal. We use the generation and recombination leakage currents from these non-ideal diodes to measure the electronic bandgap and excitonic levels of different polymer-wrapped s-SWCNTs with varying diameters: arc discharge (~1.55 nm), (7,5) (0.83 nm), and (6,5) (0.76 nm). Our values are consistent with theoretical predictions, providing insight into the fundamental properties of networks of s-SWCNTs. The techniques outlined here demonstrate a robust strategy that can be applied to measuring the electronic bandgaps and exciton binding energies of a broad variety of nanoscale and quantum-confined semiconductors, including the most modern nanoscale transistors that rely on nanowire geometries.

36 MATERIALS SCIENCE↗
DOE OSTI2020

Devices and methods for electrochemical liquid phase epitaxy

Electrochemical liquid phase epitaxy (ec-LPE) processes and devices are provided that can form precipitated epitaxial crystalline films or layers on a substrate. The precipitated films may comprise a semiconductor, such as germanium, silicon, or carbon. Dissolution into, saturation within, and precipitation of the semiconductor from a liquid metal electrode (e.g., Hg pool) near an interface region with a substrate yields a polycrystalline semiconductor material deposited as an epitaxial film. Reactor cells for use in an electrochemical liquid phase epitaxy (ec-LPE) device are also provided that include porous membranes to facilitate formation of the precipitated epitaxial crystalline films.

75 CONDENSED MATTER PHYSICS, SUPERCONDUCTIVITY AND↗
DOE OSTI2020

Integrated circuits with programmable gate timing signal generation for power converters and apparatus comprising the same

An apparatus is disclosed that includes a semiconductor device to control a power converter having two or more power FETs. The semiconductor device includes a gate signal generator configured to produce two or more gate signals able to drive the two or more FETs. The gate signal generator has programmable timing configuration parameters to control operation of the two or more gate signals, wherein the timing configuration parameters are digitally programmed via a memory in the semiconductor device. The memory may be implemented with fuses, other non-volatile memory or volatile memory. The parameters may be fixed or updated during a lifetime of the apparatus. A serial-to-parallel conversion may be used to input the parameters. Optimization methods may be performed to determine parameters considered to be optimal. The apparatus may also include the power converter.

42 ENGINEERING↗
DOE OSTI2021

Passivating window and capping layer for photoelectrochemical cells

An aspect of the present disclosure is a photoelectrochemical device that includes a first cell that includes a first semiconductor alloy, a capping layer that includes a second semiconductor alloy, and a passivating layer that includes a third semiconductor alloy, where the passivating layer is positioned between the first cell and the capping layer, and at least a portion of the capping layer is configured to be in direct contact with an electrolyte.

Deutsch, Todd Gregory↗
DOE OSTI2021

Three dimensional vertically structured electronic devices

In one embodiment, a method of forming a vertical transistor includes forming a layer comprising a semiconductor material above a substrate, defining three dimensional (3D) structures in the layer, forming a second region in at least one vertical sidewall of each 3D structure, and forming an isolation region between the 3D structures. In another embodiment, an apparatus includes at least one vertical transistor, where the at least one vertical transistor includes: a substrate comprising a semiconductor material, an array of 3D structures above the substrate, and an isolation region positioned between the 3D structures. Each 3D structure includes the semiconductor material. Each 3D structure also includes a first region having a first conductivity type and a second region having a second conductivity type, the second region including a portion of at least one vertical sidewall of the 3D structure.

Conway, Adam↗
DOE OSTI2021

Optical coupler for heterogeneous integration

In an optical apparatus, an introduced semiconductor device is heterointegrated on a silicon-based platform containing a silicon-based waveguide. A polymeric waveguide is optically coupled to the introduced semiconductor device and overlies at least a portion of the silicon-based waveguide. The polymeric waveguide is conformed as a multimode interference (MMI) coupler between the introduced semiconductor device and the silicon-based waveguide. At least the polymeric waveguide, and in embodiments, also the silicon-based waveguide, is tapered with a shape that effectuates optical coupling to the silicon-based waveguide.

Gehl, Michael↗
DOE OSTI2022

Wire-based metallization and stringing for solar cells

Wire-based metallization and stringing techniques for solar cells, and the resulting solar cells, modules, and equipment, are described. In an example, a substrate has a surface. A plurality of N-type and P-type semiconductor regions is disposed in or above the surface of the substrate. A conductive contact structure is disposed on the plurality of N-type and P-type semiconductor regions. The conductive contact structure includes a plurality of conductive wires, each conductive wire of the plurality of conductive wires essentially continuously bonded directly to a corresponding one of the N-type and P-type semiconductor regions.

Sewell, Richard Hamilton↗
DOE OSTI2022

Power MOSFET and JBSFET cell topologies with superior high frequency figure of merit

A vertical insulated-gate field effect transistor includes a semiconductor substrate and a gate electrode on a first surface thereof. This gate electrode has a plurality of eight (or more) sided openings extending therethrough. Each of these openings has eight (or more) sidewalls, including a first plurality of sidewalls that are flat relative to a center of the opening and second plurality of sidewalls that are either flat or concave relative to the center of the opening. A source electrode is also provided, which extends into the openings. This source electrode may ohmically contact a source region within the semiconductor substrate. If the field effect transistor is a JBSFET, the source electrode may also form a Schottky rectifying junction with a drift region within the semiconductor substrate.

Baliga, Bantval Jayant↗
DOE OSTI2022

Optical systems fabricated by printing-based assembly

Provided are optical devices and systems fabricated, at least in part, via printing-based assembly and integration of device components. In specific embodiments the present invention provides light emitting systems, light collecting systems, light sensing systems and photovoltaic systems comprising printable semiconductor elements, including large area, high performance macroelectronic devices. Optical systems of the present invention comprise semiconductor elements assembled, organized and/or integrated with other device components via printing techniques that exhibit performance characteristics and functionality comparable to single crystalline semiconductor based devices fabricated using conventional high temperature processing methods. Optical systems of the present invention have device geometries and configurations, such as form factors, component densities, and component positions, accessed by printing that provide a range of useful device functionalities. Optical systems of the present invention include devices and device arrays exhibiting a range of useful physical and mechanical properties including flexibility, shapeability, conformability and stretchablity.

Rogers, John↗
DOE OSTI2022

Monolithic integrated quantum dot photonic integrated circuits

A photonic integrated circuit (PIC) includes a semiconductor substrate, one or more passive components, and one or more active components. The one or more passive components are fabricated on the semiconductor substrate, wherein the passive components are fabricated in a III-V type semiconductor layer. The one or more active components are fabricated on top of the one or more passive components, wherein optical signals are communicated between the one or more active components via the one or more passive components.

77 NANOSCIENCE AND NANOTECHNOLOGY↗
DOE OSTI2022

Stretchable form of single crystal silicon for high performance electronics on rubber substrates

The present invention provides stretchable, and optionally printable, semiconductors and electronic circuits capable of providing good performance when stretched, compressed, flexed or otherwise deformed. Stretchable semiconductors and electronic circuits of the present invention preferred for some applications are flexible, in addition to being stretchable, and thus are capable of significant elongation, flexing, bending or other deformation along one or more axes. Further, stretchable semiconductors and electronic circuits of the present invention may be adapted to a wide range of device configurations to provide fully flexible electronic and optoelectronic devices.

Rogers, John A.↗
DOE OSTI2023

Optical coupler

Examples described herein relate to an optical coupler. The optical coupler may include a first optical waveguide base layer, a second optical waveguide base layer, an insulating layer disposed over at least a portion of both the first optical waveguide base layer and the second optical waveguide base layer, and a semiconductor material layer disposed over the insulating layer. Overlapping portions of the first optical waveguide base layer, the insulating layer, and the semiconductor material layer form a first optical waveguide, and overlapping portions of the second optical waveguide base layer, the insulating layer, and the semiconductor material layer form a second optical waveguide. Moreover, the optical coupler may include a plurality of metal contacts to receive one or more first biasing voltages to operate one of the first optical waveguide base layer and the second optical waveguide base layer in an accumulation mode.

Cheung, Stanley↗
DOE OSTI2023

Monolithic integrated quantum dot photonic integrated circuits

A photonic integrated circuit (PIC) includes a semiconductor substrate, one or more passive components, and one or more active components. The one or more passive components are fabricated on the semiconductor substrate, wherein the passive components are fabricated in a III-V type semiconductor layer. The one or more active components are fabricated on top of the one or more passive components, wherein optical signals are communicated between the one or more active components via the one or more passive components.

Bowers, John E.↗
DOE OSTI2023

Wire-based metallization and stringing for solar cells

Wire-based metallization and stringing techniques for solar cells, and the resulting solar cells, modules, and equipment, are described. In an example, a substrate has a surface. A plurality of N-type and P-type semiconductor regions is disposed in or above the surface of the substrate. A conductive contact structure is disposed on the plurality of N-type and P-type semiconductor regions. The conductive contact structure includes a plurality of conductive wires, each conductive wire of the plurality of conductive wires essentially continuously bonded directly to a corresponding one of the N-type and P-type semiconductor regions.

14 SOLAR ENERGY↗
DOE OSTI2023

Dopant for improving casting and electroplating performance

Systems, methods, components, and parts are provided for improving casting and electroplating performance of a plated cast part by doping a semiconductor material with an electrically active dopant before mixing the semiconductor material into a base material. The doped semiconductor material improves the castability of the base material and has an improved electrical conductivity which is closer to that of the base material such that a consistency of a subsequent plating on the part is improved.

Young, Barbara Diane↗
DOE OSTI2023

Tunable doping of carbon nanotubes through engineered atomic layer deposition

A carbon nanotube field effect transistor (CNFET), that has a channel formed of carbon nanotubes (CNTs), includes a layered deposit of a nonstoichiometric doping oxide (NDO), such as HfOX, where the concentration of the NDO varies through the thickness of the layer(s). An n-type metal-oxide semiconductor (NMOS) CNFET made in this manner can achieve similar ON-current, OFF-current, and/or threshold voltage magnitudes to a corresponding p-type metal-oxide semiconductor (PMOS) CNFET. Such an NMOS and PMOS can be used to achieve a symmetric complementary metal-oxide semiconductor (CMOS) CNFET design.

Source record↗
DOE OSTI2025

Optical Activity of Chiral Excitons

Recent activity in the area of chiroptical phenomena has been focused on the connection between structural asymmetry, electron spin configuration and light/matter interactions in chiral semiconductors. In these systems, spin‐splitting phenomena emerge due to inversion symmetry breaking and the presence of extended electronic states, yet the connection to chiroptical phenomena is lacking. Here, in this study, we develop an analytical effective mass model of chiral excitons, parameterized by density functional theory. The model accounts for parity mixing of the band edge Bloch functions resulting from polar distortions, resulting in allowed magnetic dipole transitions. Through the study of a prototypical chiral 2D hybrid perovskite semiconductor, we show that circular dichroism of the chiral exciton and its interband continuum emerges from spin‐splitting via cross‐coupling of Rashba‐like and chiral/helical spin‐texture components. To demonstrate the generality of our approach, and as a counterpoint, we apply our model to describe chiroptical properties of three‐dimensionally confined excitons in perovskite nanocrystals that occur without chiral lattice distortions.

14 SOLAR ENERGY↗