Engineering Papers⌕ Search

SEARCH · Engineering Papers

Results for “electronic devices”

Search indexed NASA NTRS and DOE OSTI research on propulsion, heat transfer, battery materials and energy systems. Follow report and document links to the original sources.

Quote a phrase for an exact phrase match. Source license links do not imply unrestricted reuse.

At least 109 records · Page 6
All sourcesNASA NTRSDOE OSTI
DOE OSTI2020

Injectable and implantable cellular-scale electronic devices

Provided are implantable or surface mounted biomedical devices and related methods for interfacing with a target tissue. The devices have a substrate and device component supported by the substrate. The components of the device are specially configured and packaged to be ultra-thin and mechanically compliant. In particular, device thicknesses are less than 1 mm and have lateral dimensions between about 1 m and 10 mm, depending on the application. Delivery substrates may be incorporated to assist with device implantation and handling. The devices can be shaped to provide injection in a minimally invasive manner, thereby avoiding unnecessary tissue damage and providing a platform for long-term implantation for interfacing with biological tissue.

36 MATERIALS SCIENCE↗
DOE OSTI2021

Three dimensional vertically structured electronic devices

According to one embodiment, an apparatus includes at least one vertical transistor, where the at least one vertical transistor includes: a substrate including a semiconductor material; an array of three dimensional (3D) structures above the substrate; and an isolation region positioned between the 3D structures. Each 3D structure includes the semiconductor material. Each 3D structure also includes a first region having a first conductivity type and a second region having a second conductivity type, where the second region includes a portion of at least one vertical sidewall of the 3D structure.

Conway, Adam↗
DOE OSTI2021

Three dimensional vertically structured electronic devices

In one embodiment, a method of forming a vertical transistor includes forming a layer comprising a semiconductor material above a substrate, defining three dimensional (3D) structures in the layer, forming a second region in at least one vertical sidewall of each 3D structure, and forming an isolation region between the 3D structures. In another embodiment, an apparatus includes at least one vertical transistor, where the at least one vertical transistor includes: a substrate comprising a semiconductor material, an array of 3D structures above the substrate, and an isolation region positioned between the 3D structures. Each 3D structure includes the semiconductor material. Each 3D structure also includes a first region having a first conductivity type and a second region having a second conductivity type, the second region including a portion of at least one vertical sidewall of the 3D structure.

Conway, Adam↗
DOE OSTI2022

Electronic device and method for compressing video data

A computer-implemented method for compressing video data comprises receiving a sequence of video data values, each video data value being a digital value from a successive one of a plurality of pixels that form a video sensor, the sequence of video data values resulting from successive frames of video captured by the video sensor; extracting the video data values for each pixel in turn to create a plurality of pixel data streams, each pixel data stream including the video data value for each frame of captured video for the pixel; and applying data compression to each pixel data stream to create compressed data for each pixel data stream.

Tohlen, Michael Aaron↗
DOE OSTI2023

Three dimensional vertically structured electronic devices

In one embodiment, an apparatus includes at least one vertical transistor, where the at least one vertical transistor includes: a substrate comprising a semiconductor material, an array of three dimensional (3D) structures above the substrate, a gate region, and an isolation region positioned between the 3D structures. Each 3D structure includes the semiconductor material. Each 3D structure also includes a first region having a first conductivity type and a second region having a second conductivity type, the second region including a portion of at least one vertical sidewall of the 3D structure. The gate region is present on a portion of an upper surface of the second region and the gate region is coupled to a portion of the at least one vertical sidewall of each 3D structure.

Conway, Adam↗
DOE OSTI2023

Electronic device and method for compressing video data

A computer-implemented method for compressing video data comprises receiving a sequence of video data values, each video data value being a digital value from a successive one of a plurality of pixels that form a video sensor, the sequence of video data values resulting from successive frames of video captured by the video sensor; extracting the video data values for each pixel in turn to create a plurality of pixel data streams, each pixel data stream including the video data value for each frame of captured video for the pixel; and applying data compression to each pixel data stream to create compressed data for each pixel data stream.

Tohlen, Michael Aaron↗
DOE OSTI2024

Three dimensional vertically structured electronic devices

An apparatus includes at least one vertical transistor, where the at least one vertical transistor includes: a substrate including a first semiconductor material, an array of three dimensional (3D) structures above the substrate, a sidewall heterojunction layer positioned on at least one vertical sidewall of each 3D structure, and an isolation region positioned between the 3D structures. Each 3D structure includes the first semiconductor material. The sidewall heterojunction layer includes a second semiconductor material, where the first and second semiconductor material have different bandgaps.

Conway, Adam↗
DOE OSTI2024

Tailoring coherent charge transport in graphene by deterministic defect generation

Harnessing the wave-nature of charge carriers in solid state devices, electron optics investigates and exploits coherent phenomena, in analogy with optics and photonics. Typically, this requires complex electronic devices leveraging macroscopically coherent charge transport in two-dimensional electron gases and superconductors. Here, collective coherent effects are induced in a simple counterintuitive architecture by defect engineering. Deterministically introduced lattice defects in graphene enable the phase coherent charge transport by playing the role of potential barriers, instead of scattering centres as conventionally considered. Thus, graphene preserves its quasi-ballistic quantum transport and can support phase-matched charge carrier waves. Based on this approach, multiple electronic Fabry-Pèrot cavities are formed by creating periodically alternating defective and pristine nano-stripes through low energy electron-beam irradiation. Indeed, defective stripes behave as partially reflecting mirrors and resonantly confine the charge carrier waves within the pristine areas, giving rise to Fabry-Pèrot resonant modes. These modes experimentally manifest as sheet resistance oscillations, as also confirmed by Landauer-Büttiker simulations. Moreover, these coherent phenomena survive up to 30 K for both polarities of charge carriers, contrarily to traditional monopolar electrostatically created Fabry-Pèrot interferometers. Our study positions defective graphene as an innovative platform for coherent electronic devices, with potential applications in nano and quantum technologies.

Melchioni, Nicola↗
DOE OSTI2024

Fundamentals and emerging optical applications of hexagonal boron nitride: a tutorial

Hexagonal boron nitride (hBN), also known as white graphite, is a transparent layered crystal with a wide bandgap. Its crystal structure resembles graphite, featuring layers composed of honeycomb lattices held together through van der Waals forces. The layered crystal structure of hBN facilitates exfoliation into thinner flakes and makes it highly anisotropic in in-plane and out-of-plane directions. Unlike graphite, hBN is both insulating and transparent, making it an ideal material for isolating devices from the environment and acting as a waveguide. As a result, hBN has found extensive applications in optical devices, electronic devices, and quantum photonic devices. This comprehensive tutorial aims to provide readers with a thorough understanding of hBN, covering its synthesis, lattice and spectroscopic characterization, and various applications in optoelectronic and quantum photonic devices. This tutorial is designed for both readers without prior experience in hBN and those with expertise in specific fields seeking to understand its relevance and connections to others.

36 MATERIALS SCIENCE↗
DOE OSTI2020

Electronic colloidal nanocrystal devices

Colloidal nanocrystal electronic devices including multiple types of nanocrystal device elements including nanocrystal metallic electrodes, nanocrystal insulators, and nanocrystal insulators. Colloidal nanocrystal electronic devices may be produced by forming multiple nanocrystal electronic device elements on a substrate.

36 MATERIALS SCIENCE↗