Engineering Papers⌕ Search

SEARCH · Engineering Papers

Results for “SWiFT”

Search indexed NASA NTRS and DOE OSTI research on propulsion, heat transfer, battery materials and energy systems. Follow report and document links to the original sources.

Quote a phrase for an exact phrase match. Source license links do not imply unrestricted reuse.

At least 1,009 records · Page 56

Radiation Evaluation of an Advanced 64Mb 3.3V DRAM and Insights into the Effects of Scaling on Radiation Hardness

In this paper, total ionizing dose radiation evaluations of the Micron 64 Mb 3.3 V, fast page mode DRAM and the IBM LUNA-ES 16 Mb DRAM are presented. The effects of scaling on total ionizing dose radiation hardness are studied utilizing test structures and a series of 16 Mb DRAMs with different feature sizes from the same manufacturing line. General agreement was found between the threshold voltage shifts of 16 Mb DRAM test structures and the threshold voltage measured on complete circuits using retention time measurements. Retention time measurement data from early radiation doses are shown that allow internal failure modes to be distinguished.

Radiation Hardness↗

Dosimetry and microdosimetry using COTS ICs: A comparative study

A new method using an array of MOS transistors formeasuring dose absorbed from ionizing radiation is compared to previous dosimetric methods., The accuracy and precision of dosimetry based on COTS SRAMs, DRAMs, and WPROMs are compared and contrasted. Applications of these devices in various space missions will be discussed. TID results are presented for this summary and microdosimetricresults will be added to the full paper. Finally, an analysis of the optimal condition for a digital dosimeter will be presented.

microdosimetry↗

Single event upset suspectibility testing of the Xilinx Virtex II FPGA

Heavy ion testing of the Xilinx Virtex II was conducted on the configuration, block RAM and user flip flop cells to determine their static single-event upset susceptibility using LETs of 1.2 to 60 MeVcm^2/mg. A software program specifically designed to count errors in the FPGA was used to reveal L1/e, values (the LET at which the cross section is l/e times the saturation cross-section) and single-event functional-interrupt failures.

FPGA Virtex II SEU↗

Single Event Effects Test Results for the Actel ProASIC Plus and Altera Stratix-II Field Programmable Gate Arrays

This work describes radiation testing of Actel's ProASIC Plus and Altera's Stratix-II FPGAs. The Actel Device Under Test (DUT) was a ProASIC Plus APA300-PQ208 nonvolatile, field reprogrammable device which is based on a 0.22micron flash-based LVCMOS technology. Limited investigation has taken place into flash based FPGA technologies, therefore this test served as a preliminary reference point for various SEE behaviors. The Altera DUT was a Stratix-II EP2S60F1020C4. Single Event Upset (SEU) and Single Event Latchup (SEL) were the focus of these studies. For the Actel, a latchup test was done at an effective LET of 75.0 MeV-sq cm/mg at room temperature, and no latchup was detected when irradiated to a total fluence of 1 x 10(exp 7) particles/sq cm. The Altera part was shown to latchup at room temperature.

heavy ions↗

Upset Characterization of the PowerPC405 Hard-core Processor Embedded in Virtex-II Pro Field Programmable Gate Arrays

Shown in this presentation are recent results for the upset susceptibility of the various types of memory elements in the embedded PowerPC405 in the Xilinx V2P40 FPGA. For critical flight designs where configuration upsets are mitigated effectively through appropriate design triplication and configuration scrubbing, these upsets of processor elements can dominate the system error rate. Data from irradiations with both protons and heavy ions are given and compared using available models.

radiation effects↗

Frequency Dependence of Single-event Upset in Advanced Commerical PowerPC Microprocessors

This paper examines single-event upsets in advanced commercial SOI microprocessors in a dynamic mode, studying SEU sensitivity of General Purpose Registers (GPRs) with clock frequency. Results are presented for SOI processors with feature sizes of 0.18 microns and two different core voltages. Single-event upset from heavy ions is measured for advanced commercial microprocessors in a dynamic mode with clock frequency up to 1GHz. Frequency and core voltage dependence of single-event upsets in registers is discussed.

single-event upset (SEU)↗

Algorithms for Lunar Flash Video Search, Measurement, and Archiving

Lunar meteoroid impact flashes provide a method to estimate the flux of the large meteoroid flux and thus their hazard to spacecraft. Although meteoroid impacts on the Moon have been detected using video methods for over a decade, the difficulty of manually searching hours of video for the rare, extremely brief impact flashes has discouraged the technique's systematic implementation. A prototype has been developed for the purpose of automatically searching Lunar video records for impact flashes, eliminating false detections, editing the returned possible flashes, and archiving and documenting the results. The theory and organization of the program is discussed with emphasis on the filtering out of several classes of false detections and retaining the brief portions of the raw video necessary for in depth analysis of the flashes detected. Several utilities for measurement, analysis, and location of the flashes on the moon included in the program are demonstrated. Application of the program to a year's worth of Lunar observations is discussed along with examples of impact flashes as well as several classes of false impact flashes.

Swift, Wesley↗

NASA's Lunar Impact Monitoring Program

NASA's Meteoroid Environment Office nas implemented a program to monitor the Moon for meteoroid impacts from the Marshall Space Flight Center. Using off-the-shelf telescopes and video equipment, the moon is monitored for as many as 10 nights per month, depending on weather. Custom software automatically detects flashes which are confirmed by a second telescope, photometrically calibrated using background stars, and published on a website for correlation with other observations, Hypervelocity impact tests at the Ames Vertical Gun Facility have been performed to determine the luminous efficiency ana ejecta characteristics. The purpose of this research is to define the impact ejecta environment for use by lunar spacecraft designers of the Constellation (manned lunar) Program. The observational techniques and preliminary results will be discussed.

Suggs, Robert M.↗

Measurement of Primary Ejecta From Normal Incident Hypervelocity Impact on Lunar Regolith Simulant

The National Aeronautics and Space Administration (NASA) continues to make progress toward long-term lunar habitation. Critical to the design of a lunar habitat is an understanding of the lunar surface environment. A subject for further definition is the lunar primary ejecta environment. The document NASA SP-8013 was developed for the Apollo program and is the latest definition of the primary ejecta environment. There is concern that NASA SP-8013 may over-estimate the lunar primary ejecta environment. NASA's Meteoroid Environment Office (MEO) has initiated several tasks to improve the accuracy of our understanding of the lunar surface primary ejecta environment. This paper reports the results of experiments on projectile impact into pumice targets, simulating lunar regolith. The Ames Vertical Gun Range (AVGR) was used to accelerate spherical Pyrex projectiles of 0.29g to velocities ranging between 2.5 km/s and 5.18 km/s. Impact on the pumice target occurred at normal incidence. The ejected particles were detected by thin aluminum foil targets placed around the pumice target in a 0.5 Torr vacuum. A simplistic technique to characterize the ejected particles was formulated. Improvements to this technique will be discussed for implementation in future tests.

Edwards, David L.↗

Subscale Ship Airwake Studies Using Novel Vortex Flow Devices with Smoke, Laser-Vapor-Screen and Particle Image Velocimetry

Ships produce vortices and air-wakes while either underway or stationary in a wind. These flow fields can be detrimental to the conduction of air operations in that they can adversely impact the air vehicles and flight crews. There are potential solutions to these problems for both frigates/destroyers and carriers through the use of novel vortex flow or flow control devices. This appendix highlights several devices which may have application and points out that traditional wind-tunnel testing using smoke, laser-vapor screen, and Particle Image Velocimetry can be useful in sorting out the effectiveness of different devices.

Lamar, John E.↗

Initial Single Event Effects Testing of the Xilinx Virtex-4 Field Programmable Gate Array

We present initial results for the thin epitaxial Xilinx Virtex-4 Fie ld Programmable Gate Array (FPGA), and compare to previous results ob tained for the Virtex-II and Virtex-II Pro. The data presented was a cquired through a consortium based effort with the common goal of pr oviding the space community with data and mitigation methods for the use of Xilinx FPGAs in space.

single event effects↗

VIRTEX-4 VQ static SEU Characterization Summary

This report is the result of the combined efforts of members within the Xilinx Radiation Test Consortium (XRTC), sometimes known as the Xilinx SEE Test Consortium. The XRTC is a voluntary association of aerospace entities, including leading aerospace companies, universities and national laboratories, combining resources to characterize reconfigurable FPGAs for aerospace applications. Previous publications of Virtex-4 radiation results are for commercial (non-epitaxial) devices; see, for example, Refs. 1-4. A notable exception is Ref. 5, which presents XRTC upset measurements of storage elements in the PowerPC405s in the XQR4VFX60. This report of upset susceptibility to heavy ions and protons of the static memory elements in the Virtex-4QV family is a direct parallel to the XRTC report on the thin epitaxial devices in the Virtex-2 family released four years ago.

field programmable gate array (FPGA)↗