Engineering Papers⌕ Search

SEARCH · Engineering Papers

Results for “CLOCK”

Search indexed NASA NTRS and DOE OSTI research on propulsion, heat transfer, battery materials and energy systems. Follow report and document links to the original sources.

Quote a phrase for an exact phrase match. Source license links do not imply unrestricted reuse.

At least 973 records · Page 54
All sourcesNASA NTRSDOE OSTI
DOE OSTI2013

Arbitration in crossbar interconnect for low latency

A system and method and computer program product for reducing the latency of signals communicated through a crossbar switch, the method including using at slave arbitration logic devices associated with Slave devices for which access is requested from one or more Master devices, two or more priority vector signals cycled among their use every clock cycle for selecting one of the requesting Master devices and updates the respective priority vector signal used every clock cycle. Similarly, each Master for which access is requested from one or more Slave devices, can have two or more priority vectors and can cycle among their use every clock cycle to further reduce latency and increase throughput performance via the crossbar.

97 MATHEMATICS AND COMPUTING↗
DOE OSTI2018

Low power adaptive synchronizer

A circuit adapts to the occurrence of metastable states. The circuit inhibits passing of the metastable state to circuits that follow, by clock gating the output stage. In order to determine whether or not to gate the clock of the output stage, two detect circuits may be used. One circuit detects metastability and another circuit detects metastability resolved to a wrong logic level. The results from one or both detector circuits are used to gate the next clock cycle if needed, waiting for the metastable situation to be resolved.

42 ENGINEERING↗
DOE OSTI2015

Multi-phase ground-referenced single-ended signaling

A system includes a control circuit and first, second, and third ground-referenced single-ended signaling (GRS) driver circuits that are each coupled to an output signal. The control circuit is configured to generate a first, second, and third set of control signals that are each based on a respective phase of a clock signal. Each GRS driver circuit is configured to pre-charge a capacitor to store a charge based on the respective set of control signals during at least one phase of the clock signal and drive the output signal relative to a ground network by discharging the charge during a respective phase of the clock signal.

42 ENGINEERING↗
DOE OSTI2019

Dynamic variable precision computation

A conversion unit converts operands from a conventional number system that represents each binary number in the operands as one bit to redundant number system (RNS) operands that represent each binary number as a plurality of bits. An arithmetic logic unit performs an arithmetic operation on the RNS operands in a direction from a most significant bit (MSB) to a least significant bit (LSB). The arithmetic logic unit stops performing the arithmetic operation prior to performing the arithmetic operation on a target binary number indicated by a dynamic precision associated with the RNS operands. In some cases, a power supply provides power to bit slices in the arithmetic logic unit and a clock signal generator provides clock signals to the bit slices. Gate logic is configured to gate the power or the clock signals provided to a subset of the bit slices.

97 MATHEMATICS AND COMPUTING↗
DOE OSTI2020

Dynamic variable precision computation

A conversion unit converts operands from a conventional number system that represents each binary number in the operands as one bit to redundant number system (RNS) operands that represent each binary number as a plurality of bits. An arithmetic logic unit performs an arithmetic operation on the RNS operands in a direction from a most significant bit (MSB) to a least significant bit (LSB). The arithmetic logic unit stops performing the arithmetic operation prior to performing the arithmetic operation on a target binary number indicated by a dynamic precision associated with the RNS operands. In some cases, a power supply provides power to bit slices in the arithmetic logic unit and a clock signal generator provides clock signals to the bit slices. Gate logic is configured to gate the power or the clock signals provided to a subset of the bit slices.

97 MATHEMATICS AND COMPUTING↗
DOE OSTI2021

Register-Like Block RAM: Implementation, Testing in FPGA and Applications for High Energy Physics Trigger Systems

In high energy physics experiment trigger systems, block memories are utilized for various purposes, especially in indexed searching algorithms. It is often demanded to globally reset all memory locations between different events which is a feature not supported in regular block memories. Another common demand is to be able to update the contents in any memory location in a single clock cycle. These two demands can be fulfilled with registers but the cost of using registers for large memory is unaffordable. In this paper, a register-like block memory design scheme is described, which allows updating memory locations in single clock cycle and effectively refreshing entire memory within a single clock. The implementation and test results are presented.

72 PHYSICS OF ELEMENTARY PARTICLES AND FIELDS↗
DOE OSTI2018

Register-Like Block RAM with Boundary Coverage and Its Applications for High Energy Physics Trigger Systems

In high energy physics experiment trigger systems, block memories are utilized for various purposes, especially in binned searching algorithms. In these algorithms, the storages are demanded to perform like a large set of registers. The writing and reading operation must be performed in single clock cycle and once an event is processed, the memory must be globally reset. These demands can be fulfilled with registers but the cost of using registers for large memory is unaffordable. Another common requirement is the boundary coverage feature during reading process. When a memory bin is addressed, the stored contents in the addressed bin and its neighboring bin must be output simultaneously. In this paper, a register-like block memory design scheme is described, which allows updating memory locations in single clock cycle, reading two adjacent bins and effectively refreshing entire memory within a single clock. The implementation and test results are presented.

72 PHYSICS OF ELEMENTARY PARTICLES AND FIELDS↗
DOE OSTI2022

Aquatic organism tracking devices, systems and associated methods

Aquatic organism tracking devices, systems and associated methods are described. According to one aspect, an aquatic organism tracking device includes a housing, a transducer coupled with the housing and configured to transmit a data transmission externally of the housing and an aquatic organism associated with the tracking device, a programmable oscillator coupled with the housing, and wherein the programmable oscillator is configured to generate a clock signal having a selected one of a plurality of different frequencies, processing circuitry coupled with the housing and configured to receive the clock signal from the programmable oscillator and to execute a plurality of executable instructions according to the clock signal, a power source coupled with the housing and configured to store electrical energy, and wherein the processing circuitry is configured to control the provision of the electrical energy from the power source to the transducer to generate the data transmission as a result of the execution of the instructions.

Deng, Z. Daniel↗
DOE OSTI2023

The Tiny Triplet Finder as a Versatile Track Segment Seeding Engine for Trigger Systems

In high energy physics experiment trigger systems, track segment seeding is a resource consuming function and the primary reason is the computing complexity of the segment finding process. As the Moore's Law is reaching its physical limit, reducing computing complexity should be carefully considered, rather than keep piling up silicon resources. The Tiny Triplet Finder is a scheme that reduces the computing complexity of the segment seeding. As a proof of concept, a 3D track segment seeding engine core based on the Tiny Triplet Finder has been implemented and tested in a low-cost FPGA device. The seeding engine is designed to preselect and group hits (stubs) from detector layers to feed subsequent track fitting stage. The seeding engine consists of a Hough transform space for r-z view and a Tiny Triplet Finder for r-phi view to implement 3D constraints. The seeding engine is organized as a pipeline so that each hit is processed in a single clock cycle. Taking advantage of the register-like storage block scheme which enables effectively resetting of a block RAM within a single clock cycle, clearing or refreshing the seeding engine takes only one clock cycles between two events. The Tiny Triplet Finder is also a generic coincidence finding scheme that can be used for many tasks. As a versatility demonstration, track segment finding performances for two distinctive detector geometries are tested in our seeding engine. In a collider barrel-layer geometry, the fake segment rates are studied for 3D (i.e., both r-phi and r-z views) and 2D (i.e., r-phi or r-z view only) configurations for high hit multiplicity events (>4000 hits/layer in the barrel region). Another detector geometry contains strip plane layers with timing information. The numbers of coincidences, both real or fake, with or without timing ("3D" or "2D") information at various hit multiplicities are studied.

43 PARTICLE ACCELERATORS↗
DOE OSTI2023

Delay-locked-loop timing error mitigation

Systems, methods, and circuits provide delay-locked loop (DLL) timing error mitigation. A DLL false-lock detection system can include DLL circuitry configured to receive a reference clock signal having a time period. The system can include shift register circuitry and latched comparison circuitry which can determine a time period of a locked condition of the DLL delay line with respect to the reference clock signal time period. The system can determine whether the system is correctly locked to the base time period or incorrectly locked to a multiple of the base time period. A further system can operate to cause a phase detector circuitry in a DLL to ignore the first edge of a reference clock signal presented to the phase detector circuitry and thereby avoid stuck-lock conditions.

Filippini, Leo↗
DOE OSTI2015

Skin Dosimetry in Breast Teletherapy on a Phantom Anthropomorphic and Anthropometric Phantom

This paper addresses the breast teletherapy dosimetry. The goal is to evaluate and compare absorbed doses in equivalent skin tissue, TE-skin, of an anthropomorphic and anthropometric breast phantom submitted to breast radiotherapy. The methodology involved the reproduction of a set of tomographic images of the phantom; the elaboration of conformational radiotherapy planning in the SOMAVISION and CadPlan (TPS) software; and the synthetic breast irradiation by parallel opposed fields in 3D conformal teletherapy at 6 MV linear accelerator Clinac-2100 C from VARIAN with prescribed dose (PD) of 180 cGy to the target volume (PTV), referent to the glandular tissue. Radiochromic films EBT2 were selected as dosimeters. Two independent calibration processes of films with solid water Gammex 457 plates and water filled box were produced. Curves of optical density (OD) versus absorbed dose were produced. Dosimeters were positioned in the external region of the breast phantom in contact with TE-skin, area of 4.0 cm{sup 2} each. The irradiation process was prepared in duplicate to check the reproducibility of the technique. The radiochromic films were scanned and their response in RGB (Red, Green, Blue) analyzed by the ImageJ software. The optical density was obtained and converted to dose based on the calibration curves. Thus, the spatial dose distribution in the skin was reproduced. The absorbed doses measured on the radiochromic films in TE-skin showed values between upper and lower quadrants at 9 o'clock in the range of 54% of PD, between the upper and lower quadrants 3 o'clock in the range of 72% and 6 o'clock at the lower quadrant in the range of 68 % of PD. The values are ±64% (p <0.05) according to the TPS. It is concluded that the depth dose measured in solid water plates or water box reproduce equivalent dose values for both calibration processes of the radiochromic films. It was observed that the skin received doses ranging from 50% to 78% of the prescribed dose after two parallel opposed irradiation fields. (authors)

61 RADIATION PROTECTION AND DOSIMETRY↗
DOE OSTI2023

High-bandwidth reconfigurable data acquisition card

A reconfigurable data acquisition card including at least one field programmable gate array (FPGA) and a configurable bus switch coupled with the FPGA. The bus switch forms at least first and second ports used by the FPGA, the bus switch being adaptable for insertion into a connection having a number of lanes at least equal to a combined number of lanes in the first and second ports. The data acquisition card further includes multiple optical transmitters and optical receivers. Each optical transmitter and optical receiver is coupled with a corresponding transceiver in the FPGA via at least one optical fiber having multiple communication links. Timing circuitry in the data acquisition card is coupled with clock generation and distribution circuitry in the FPGA and is configured to distribute clock and timing signals to detector front-ends with fixed latency and to synchronize input/output links with a system clock generated by the FPGA.

Chen, Kai↗
DOE OSTI2026

Characterization of Spurious Charge in SENSEI Skipper-CCDs

Skipper Charge-Coupled Devices (Skipper-CCDs) are a leading technology in the search for sub-GeV dark matter and coherent elastic neutrino-nucleus scattering. A key background for rare-event searches with these detectors arises from "spurious charge" -- single-electron events generated when charges are transferred through the active region to the serial register, and across the serial register to the readout stage. We present a characterization of spurious charge in both the active region and the serial register of SENSEI Skipper-CCDs, and show that, in a well-shielded low-background environment, the dominant contribution originates in the serial register during Skipper readout, when horizontal clocks are held at constant voltage between pixel transfers. Motivated by this finding, we develop a "tri-level" clocking scheme in which the held-low phase is raised to an intermediate voltage during readout to suppress trap-mediated charge generation. Using the SENSEI detector near the MINOS cavern, we measure a serial-register single-electron density of $(2.9 \pm 0.1) \times 10^{-5}$ electrons/pixel/image under standard SENSEI readout conditions, reduced to $(4.0 \pm 0.4) \times 10^{-6}$ electrons/pixel/image with tri-level clocking -- a factor of $\sim$7 improvement. This technique offers a promising path to lower backgrounds in current and future Skipper-CCD experiments.

Wu, Yikai [YITP, Stony Brook; SUNY, Stony Brook]↗
NASA NTRS2002

Addition of random run FM noise to the KPW time scale algorithm

The KPW (Kalman plus weights) time scale algorithm uses a Kalman filter to provide frequency and drift information to a basic time scale equation. This paper extends the algorithm to three-state clocks nd gives results for a simulated eight-clock ensemble.

time scale clock ensemble clock noise↗
DOE OSTI2012

Laser-pumped paraffin-coated cell rubidium frequency standard

We have realized and studied a rubidium atomic frequency standard based on a paraffin-coated cell, exhibiting a short-term frequency stability <3 Multiplication-Sign 10{sup -12} {tau}{sup -1/2} between {tau} = 1 and 100 s. Characterization of the wall-coating is performed by measuring the T{sub 1} and T{sub 2} relaxation times. Perturbations of the medium- to long-term clock stability, due to variations in the laser-intensity, laser frequency, the microwave power shift, and the shifts due to temperature variations are measured and analyzed. A method for reducing the intensity light-shift by detuning the laser frequency and the resulting improvement in clock stability is demonstrated. This work is of relevance for further improvements on Rb cell standards using anti-relaxation wall-coating technology.

75 CONDENSED MATTER PHYSICS, SUPERCONDUCTIVITY AND↗
DOE OSTI2014

Optical pumping in a microfabricated Rb vapor cell using a microfabricated Rb discharge light source

Miniature (<few cm{sup 3}) vapor-cell based devices using optical pumping of alkali atoms, such as atomic clocks and magnetometers, today mostly employ vertical-cavity surface-emitting lasers as pump light sources. Here, we report on the demonstration of optical pumping in a microfabricated alkali vapor resonance cell using (1) a microfabricated Rb discharge lamp light source, as well as (2) a conventional glass-blown Rb discharge lamp. The microfabricated Rb lamp cell is a dielectric barrier discharge (DBD) light source, having the same inner cell volume of around 40 mm{sup 3} as that of the resonance cell, both filled with suitable buffer gases. A miniature (∼2 cm{sup 3} volume) test setup based on the M{sub z} magnetometer interrogation technique was used for observation of optical-radiofrequency double-resonance signals, proving the suitability of the microfabricated discharge lamp to introduce efficient optical pumping. The pumping ability of this light source was found to be comparable to or even better than that of a conventional glass-blown lamp. The reported results indicate that the micro-fabricated DBD discharge lamp has a high potential for the development of a new class of miniature atomic clocks, magnetometers, and quantum sensors.

70 PLASMA PHYSICS AND FUSION TECHNOLOGY↗
DOE OSTI2014

Hysteresis prediction inside magnetic shields and application

We have developed a simple model that is able to describe and predict hysteresis behavior inside Mumetal magnetic shields, when the shields are submitted to ultra-low frequency (<0.01 Hz) magnetic perturbations with amplitudes lower than 60 μT. This predictive model has been implemented in a software to perform an active compensation system. With this compensation the attenuation of longitudinal magnetic fields is increased by two orders of magnitude. The system is now integrated in the cold atom space clock called PHARAO. The clock will fly onboard the International Space Station in the frame of the ACES space mission.

46 INSTRUMENTATION RELATED TO NUCLEAR SCIENCE AND ↗
DOE OSTI2014

Low-frequency, self-sustained oscillations in inductively coupled plasmas used for optical pumping

We have investigated very low frequency, on the order of one hertz, self-pulsing in alkali-metal inductively-coupled plasmas (i.e., rf-discharge lamps). This self-pulsing has the potential to significantly vary signal-to-noise ratios and (via the ac-Stark shift) resonant frequencies in optically pumped atomic clocks and magnetometers (e.g., the atomic clocks now flying on GPS and Galileo global navigation system satellites). The phenomenon arises from a nonlinear interaction between the atomic physics of radiation trapping and the plasma's electrical nature. To explain the effect, we have developed an evaporation/condensation theory (EC theory) of the self-pulsing phenomenon.

75 CONDENSED MATTER PHYSICS, SUPERCONDUCTIVITY AND↗