Engineering Papers⌕ Search

SEARCH · Engineering Papers

Results for “Hardware in the loop”

Search indexed NASA NTRS and DOE OSTI research on propulsion, heat transfer, battery materials and energy systems. Follow report and document links to the original sources.

Quote a phrase for an exact phrase match. Source license links do not imply unrestricted reuse.

At least 919 records · Page 51

LUNA: LUT-Based Neural Architecture for Fast and Low-Cost Qubit Readout

Qubit readout is a critical operation in quantum computing systems, which maps the analog response of qubits into discrete classical states. Deep neural networks (DNNs) have recently emerged as a promising solution to improve readout accuracy . Prior hardware implementations of DNN-based readout are resource-intensive and suffer from high inference latency, limiting their practical use in low-latency decoding and quantum error correction (QEC) loops. This paper proposes LUNA, a fast and efficient superconducting qubit readout accelerator that combines low-cost integrator-based preprocessing with Look-Up Table (LUT) based neural networks for classification. The architecture uses simple integrators for dimensionality reduction with minimal hardware overhead, and employs LogicNets (DNNs synthesized into LUT logic) to drastically reduce resource usage while enabling ultra-low-latency inference. We integrate this with a differential evolution based exploration and optimization framework to identify high-quality design points. Our results show up to a 10.95x reduction in area and 30% lower latency with little to no loss in fidelity compared to the state-of-the-art. LUNA enables scalable, low-footprint, and high-speed qubit readout, supporting the development of larger and more reliable quantum computing systems.

Farooq, M. A. [Arizona State U., Tempe]↗

Using Dynamic Simulations and Automated Decision Tools to Design Lunar Habitats

This paper describes the role of transient simulations, heuristic techniques, and closed loop integrated control in designing and sizing habitat life support systems. The integration of these three elements allows for more accurate requirements to be derived in advance of hardware choices. As a test case, we used a typical lunar surface habitat. Large numbers of habitat configurations were rapidly tested and evaluated using automated decision support tools. Through this process, preliminary sizing for habitat life support systems were derived. Our preliminary results show that by using transient simulations and closed loop control , we substantially reduced the system mass required to meet mission goals. This has greater implications for general systems analyses and for life support systems. It is likely that transient models, realtime integrated control, and other analyses capable of capturing the uncertainties of systems can be useful for systems analyses much earlier in the system development life cycle than has previously been considered.

Bell, Scott↗

The Microwave Anisotropy Probe (MAP): Guidance, Navigation, and Control Hardware Suite

The Microwave Anisotropy Probe (MAP) was launched June 30, 2001 to create an all-sky map of the Cosmic Microwave Background. The mission's hardware suite included two Lockheed Martin AST-201 star trackers, two Kearfott Two-Axis Rate Assemblies (TARAs) mounted to provide X, Y and redundant Z-axis rates, two Adcole Digital Sun Sensor (DSS) heads sharing one set of electronics, twelve Adcole Coarse Sun Sensor (CSS) eyes, three Ithaco E-sized Reaction Wheel Assemblies (RWAs), and a Propulsion Subsystem that employed eight PRIMEX Rocket Engine Modules (REMs). This hardware has allowed MAP to meet its various Orbit and Attitude Control Requirements, including performing a complex zero-momentum scan, meeting its attitude determination requirements, and maintaining a trajectory that places MAP in a lissajous orbit around the second Sun-Earth Lagrange point (L2) via phasing loops and a lunar gravity assist. Details of MAP's attitude determination, attitude control, and trajectory design are presented separately. This paper will focus on the performance of the hardware components mentioned above, as well as the significant lessons learned through the use of these components. An emphasis will be placed on spacecraft design modifications that were needed to accommodate existing hardware designs into the MAP Observatory design.

Ward, David K.↗

Human-in-the-loop Sensing and Control for Commercial Building Energy Efficiency and Occupant Comfort

Most of the existing heating, ventilation and air conditioning (HVAC) systems in commercial buildings operate in a conservative manner by assuming maximum occupancy in each room during pre-specified periods of the week, leading to significant energy being wasted as rooms are over-conditioned compared to the actual requirements of the occupants. Though critical, our understanding of occupancy patterns and thermal comfort needs of the occupants in commercial buildings is lacking and it is well known that both of these quantities are stochastic and time-varying, thus requiring sensing solutions to estimate them. This project had the goal of designing, implementing and evaluating a hardware and software solution to ameliorate this challenge. In particular, a depth camera (one whose pixels reveal distance from the camera as opposed to color values) placed on doorways is used to detect entrance and exit events from thermal zones in the building, and thereby estimate their occupancy levels. This information is then fed to a novel control algorithm that can, through interactions with the HVAC system, learn how to provide control inputs that maximize comfort and minimize energy waste. The resulting system represents a significant improvement over existing controllers for commercial HVAC systems and allowed us to improve our understanding of the design of future human-in-the-loop control solutions. For this solution to be feasible, the project had target metrics for its performance and cost. In particular, entrance and exit events for occupants moving about the building would need to be detected with an accuracy higher than 97%; and the resulting control inputs derived from this information would need to lead to approximately 10% energy savings compared to a schedule-based controller. Furthermore, regarding the final hardware design, the project had a target bill of materials (BOM) cost for the sensing solution of less than US$200 per unit while using less than 25W of power on average. All of these target metrics were met or exceeded by our final proposed solution. We performed evaluations by deploying the system in over 20 rooms of different types across 6 commercial buildings in Pittsburgh, PA over the course of three years, and performing targeted controlled experiments to test its performance along the different metrics. The human-in-the-loop control solutions (both hardware and software) developed through this project are expected to lead to significant improvements in the comfort and energy efficiency of HVAC systems used in commercial buildings. The insights we developed through the project pave the way to HVAC systems that can condition interior spaces according to their real-time utilization and the thermal comfort needs of the occupants, thereby reducing energy use. They also open up a new learning-based way of configuring HVAC controllers without having to manually fine-tune them for each building. These innovations can significantly increase the adoption of novel control solutions by the industry and thereby save resources and reduce costs of operation.

32 ENERGY CONSERVATION, CONSUMPTION, AND UTILIZATI↗

Performance characterization of a Bosch CO sub 2 reduction subsystem

The performance of Bosch hardware at the subsystem level (up to five-person capacity) in terms of five operating parameters was investigated. The five parameters were: (1) reactor temperature, (2) recycle loop mass flow rate, (3) recycle loop gas composition (percent hydrogen), (4) recycle loop dew point and (5) catalyst density. Experiments were designed and conducted in which the five operating parameters were varied and Bosch performance recorded. A total of 12 carbon collection cartridges provided over approximately 250 hours of operating time. Generally, one cartridge was used for each parameter that was varied. The Bosch hardware was found to perform reliably and reproducibly. No startup, reaction initiation or carbon containment problems were observed. Optimum performance points/ranges were identified for the five parameters investigated. The performance curves agreed with theoretical projections.

Heppner, D. B.↗

Processor-controlled timing module for LORAN-C receiver

Hardware documentation is provided for the modified LORAN-C timing module, which uses direct software control in determining loop sample times. Computer loading is reduced by eliminating polled operation of the timing loop.

Lilley, R. W.↗

Adaptation of a modern medium helicopter (Sikorsky S-76) to higher harmonic control

Sikorsky Aircraft has performed analytical studies, design analyses, and risk reduction tests have been performed for Higher Harmonic Control (HHC) on the S-76. The S-76 is an 8 to 10,000 lb helicopter which cruises at 145 kts. Flight test hardware has been assembled, main servo frequency response tested and upgraded, aircraft control system shake tested and verified, open loop controllers designed and fabricated, closed loop controllers defined and evaluated, and rotors turning ground and flight tests planned for the near future. Open loop analysis shows that about 2 deg of higher harmonic feathering at the blade 75% radius will be required to eliminate 4P vibration in the cockpit.

Oleary, J. J.↗

Distributed control for COFS 1

An overview is given of the work being done at NASA LaRC on developing the Control of Flexible Structures (COFS) 1 Flight Experiment Baseline Control Law. This control law currently evolving to a generic control system software package designed to supply many, but not all, guest investigators. A system simulator is also described. It is currently being developed for COFS-1 and will be used to develop the Baseline Control Law and to evaluate guest investigator control schemes. It will be available for use whether or not control schemes fall into the category of the Baseline Control Law. First, the hardware configuration for control experiments is described. This is followed by a description of the simulation software. Open-loop sinusoid excitation time histories are next presented both with and without a local controller for the Linear DC Motor (LDCM) actuators currently planned for the flight. The generic control law follows and algorithm processing requirements are cited for a nominal case of interest. Finally, a closed-loop simulation study is presented, and the state of the work is summarized in the concluding remarks.

Montgomery, R. C.↗

Processor-controlled timing module for Loran-C receiver

Hardware documentation is provided for the modified Loran-C timing module, which uses direct software control in determining loop sample times. Computer loading is reduced by eliminating polled operation of the timing loop.

Lilley, Robert W.↗

Independent Orbiter Assessment (IOA): Analysis of the active thermal control subsystem

The results of the Independent Orbiter Assessment (IOA) of the Failure Modes and Effects Analysis (FMEA) and Critical Items List (CIL) are presented. The IOA approach features a top-down analysis of the hardware to determine failure modes, criticality, and potential critical (PCIs) items. To preserve independence, this analysis was accomplished without reliance upon the results contained within the NASA FMEA/CIL documentation. The independent analysis results corresponding to the Orbiter Active Thermal Control Subsystem (ATCS) are documented. The major purpose of the ATCS is to remove the heat, generated during normal Shuttle operations from the Orbiter systems and subsystems. The four major components of the ATCS contributing to the heat removal are: Freon Coolant Loops; Radiator and Flow Control Assembly; Flash Evaporator System; and Ammonia Boiler System. In order to perform the analysis, the IOA process utilized available ATCS hardware drawings and schematics for defining hardware assemblies, components, and hardware items. Each level of hardware was evaluated and analyzed for possible failure modes and effects. Criticality was assigned based upon the severity of the effect for each failure mode. Of the 310 failure modes analyzed, 101 were determined to be PCIs.

Sinclair, S. K.↗

Capture of uncontrolled satellites - A flight demonstration

NASA is presently exploring concepts, systems, and devices for capturing uncontrolled or non-operational satellites. Understanding of this type capture involves development of requirements and options, analyses of approaches, and extensive ground simulations. The verification of an approach is expected to require flight demonstrations of the concepts and hardware to assure confidence in application. This paper addresses a flight demonstration involving the Shuttle, an Orbital Maneuvering Vehicle (OMV), a capture mechanism, and a target vehicle capable of providing characteristic motion. A mission scenario is projected which demonstrates a capture concept, mission sequencing, capture vehicle potential, and overall capture possibilities with man-in-the-loop control. The proposed demonstration is considered a stepping stone to more demanding capture requirements. On-orbit activities are deliberately constrained to existing technology and projected systems and hardware capability for the year 1990.

Lenox, H. M.↗

Implementation of Adaptive Digital Controllers on Programmable Logic Devices

Much has been made of the capabilities of FPGA's (Field Programmable Gate Arrays) in the hardware implementation of fast digital signal processing. Such capability also makes an FPGA a suitable platform for the digital implementation of closed loop controllers. Other researchers have implemented a variety of closed-loop digital controllers on FPGA's. Some of these controllers include the widely used proportional-integral-derivative (PID) controller, state space controllers, neural network and fuzzy logic based controllers. There are myriad advantages to utilizing an FPGA for discrete-time control functions which include the capability for reconfiguration when SRAM-based FPGA's are employed, fast parallel implementation of multiple control loops and implementations that can meet space level radiation tolerance requirements in a compact form-factor. Generally, a software implementation on a DSP (Digital Signal Processor) or microcontroller is used to implement digital controllers. At Marshall Space Flight Center, the Control Electronics Group has been studying adaptive discrete-time control of motor driven actuator systems using digital signal processor (DSP) devices. While small form factor, commercial DSP devices are now available with event capture, data conversion, pulse width modulated (PWM) outputs and communication peripherals, these devices are not currently available in designs and packages which meet space level radiation requirements. In general, very few DSP devices are produced that are designed to meet any level of radiation tolerance or hardness. The goal of this effort is to create a fully digital, flight ready controller design that utilizes an FPGA for implementation of signal conditioning for control feedback signals, generation of commands to the controlled system, and hardware insertion of adaptive control algorithm approaches. An alternative is required for compact implementation of such functionality to withstand the harsh environment encountered on spacecraft. Radiation tolerant FPGA's are a feasible option for reaching this goal.

Gwaltney, David A.↗

Implementation of Adaptive Digital Controllers on Programmable Logic Devices

Much has been made of the capabilities of FPGA's (Field Programmable Gate Arrays) in the hardware implementation of fast digital signal processing (DSP) functions. Such capability also makes and FPGA a suitable platform for the digital implementation of closed loop controllers. There are myriad advantages to utilizing an FPGA for discrete-time control functions which include the capability for reconfiguration when SRAM- based FPGA's are employed, fast parallel implementation of multiple control loops and implementations that can meet space level radiation tolerance in a compact form-factor. Other researchers have presented the notion that a second order digital filter with proportional-integral-derivative (PID) control functionality can be implemented in an FPGA. At Marshall Space Flight Center, the Control Electronics Group has been studying adaptive discrete-time control of motor driven actuator systems using digital signal processor (DSF) devices. Our goal is to create a fully digital, flight ready controller design that utilizes an FPGA for implementation of signal conditioning for control feedback signals, generation of commands to the controlled system, and hardware insertion of adaptive control algorithm approaches. While small form factor, commercial DSP devices are now available with event capture, data conversion, pulse width modulated outputs and communication peripherals, these devices are not currently available in designs and packages which meet space level radiation requirements. Meeting our goals requires alternative compact implementation of such functionality to withstand the harsh environment encountered on spacecraft. Radiation tolerant FPGA's are a feasible option for reaching these goals.

Gwaltney, David A.↗

Feasibility study of a digital rebalance loop for a dry tuned TDF gyro

A two degrees-of-freedom (TDF) rate integrating gyro in the strapdown mode is a candidate for attitude sensing in a spacecraft navigation system, since it provides an additional axis of information for a relatively small increase in hardware complexity. A type of gyro which has not been fully exploited is of the dry, tuned, TDF design, in which the spring constant of the suspension system is effectively cancelled by the dynamic antispring of a swiveling, rotating, gimbal. The use of this unconventional gyro in a digital rebalance loop was investigated.

Coffman, D. E.↗

Captan+X Data Converter Integration

Fermi National Accelerator Laboratory's CAPTAN (Compact And Programmable daTa Acquisition Node) series provides a flexible hardware platform for data acquisition across a range of experiments and facilities. The latest iteration, CAPTAN+X, is built around a Kintex-7 FPGA supporting four FPGA Mezzanine Card (FMC) connections. As part of a broader laboratory effort to bring facility systems under a Model-Based Systems Engineering (MBSE) framework, CAPTAN+X is one of several systems slated to be incorporated into this modeling environment in the near term. A necessary step toward that goal is incorporating the platform's core functionality, which centers on integration with the LXD31K4 FMC, a data converter module combining dual AD9652 analog-to-digital converters and dual AD9142A digital-to-analog converters. Achieving compatibility required resolving pin-mapping conflicts between the LXD31K4's High Pin Count connector and the CAPTAN+X's available pin types, adapting a Board Support Project originally written for an UltraScale-class evaluation board to the Kintex-7 architecture, replacing incompatible primitives, restructuring clock distribution, and manually configuring chip initialization in place of an unsupported soft-processor-based approach. Functional verification of the ADC and DAC channels, followed by closed-loop testing combining both converters with real-time filtering, confirmed correct operation of the integrated system. These results establish a working hardware and firmware baseline for the CAPTAN+X platform, positioning it for future inclusion in the laboratory's growing MBSE modeling effort.

Espinoza, David [Illinois U., Urbana (main)]↗

CAPTAN+X Data Converter Integration

Fermi National Accelerator Laboratory's CAPTAN (Compact And Programmable daTa Acquisition Node) series provides a flexible hardware platform for data acquisition across a range of experiments and facilities. The latest iteration, CAPTAN+X, is built around a Kintex-7 FPGA supporting four FPGA Mezzanine Card (FMC) connections. As part of a broader laboratory effort to bring facility systems under a Model-Based Systems Engineering (MBSE) framework, CAPTAN+X is one of several systems slated to be incorporated into this modeling environment in the near term. A necessary step toward that goal is incorporating the platform's core functionality, which centers on integration with the LXD31K4 FMC, a data converter module combining dual AD9652 analog-to-digital converters and dual AD9142A digital-to-analog converters. Achieving compatibility required resolving pin-mapping conflicts between the LXD31K4's High Pin Count connector and the CAPTAN+X's available pin types, adapting a Board Support Project originally written for an UltraScale-class evaluation board to the Kintex-7 architecture, replacing incompatible primitives, restructuring clock distribution, and manually configuring chip initialization in place of an unsupported soft-processor-based approach. Functional verification of the ADC and DAC channels, followed by closed-loop testing combining both converters with real-time filtering, confirmed correct operation of the integrated system. These results establish a working hardware and firmware baseline for the CAPTAN+X platform, positioning it for future inclusion in the laboratory's growing MBSE modeling effort.

Espinoza, David [Illinois U., Urbana (main)]↗

A method of testing attitude control systems during the development phase

A technique, utilized on the Space Telescope Program, and used for testing satellite attitude pointing and control systems during the engineering and development phases is presented. The technique verifies the hardware models used in design phase computer simulations, verifies the interface between the flight hardware and flight software, and uncovers hardware/software switching or mode logic problems. The testing is accomplished in two phases: a dynamic hardware simulator phase using hardware electronic simulators and an electronic vehicle motion simulator; and a second real hardware phase utilizing engineering model gyros and reaction wheels on an airbearing table. Both phases use an engineering model of the flight computer, flight algorithms and software, and a breadboard data management and computer hardware interface for timing simulations. The purpose of each test and the test phases are described, and examples of closed loop test results for both attitude hold and maneuvering models are given.

Besonis, A.↗

Active thermal control for an advanced power platform

Effective use of the Shuttle Orbiter during the operational phase will require the provision of electrical power from free-flying power platforms which will interface with the Orbiter. Such platforms present unique requirements for active thermal control based upon the long life and high heat load requirements which will be necessary to provide 25 kW or more of electricity to the Orbiter and payloads. This paper will present key issues in the design of these active thermal control systems (ATCS) and will discuss potential solutions intended to ensure maximum effectiveness of advanced power platforms. Such issues include proper selection of coolant fluid for the power platform and payload loops; selection and development of thermal control surfaces for five-year life; the use of off-the-shelf hardware vs development of unique hardware, central vs decentralized control of the ATCS; system life and reliability as a factor in determining redundancy and the possibility of on-orbit EVA maintenance; and the interfaces between the power platform and the Orbiter and payloads.

Owen, J. W.↗