INL Microelectronics Cybersecurity
Slides providing an overview of microelectronics cybersecurity and research concepts at INL.
SEARCH · Engineering Papers
Search indexed NASA NTRS and DOE OSTI research on propulsion, heat transfer, battery materials and energy systems. Follow report and document links to the original sources.
Quote a phrase for an exact phrase match. Source license links do not imply unrestricted reuse.
Slides providing an overview of microelectronics cybersecurity and research concepts at INL.
Mechanical exfoliation of 2D materials has triggered an explosive interest in lowdimensional material research. We extend this idea to 1D van derWaals materials. Three 1D semiconductors (SbSeI, SbSI and SbSBr) with high stability and novel electronic properties are discovered using first principles calculations. Both the dynamical and the thermal stability of these 1D materials are examined. We demonstrate that their nanowire thinner than 7 Å can be easily obtained by mechanical exfoliation, hydrothermal method or sonochemical method. The bulk-to-1D transition results in dramatic changes in band gap, effective mass and static dielectric constant due to quantum confinement, making 1D SbSeI a highly promising channel material for transistors with gate length shorter than 1 nm. Under small uniaxial strain, these materials are transformed from indirect into direct band gap semiconductors, paving the way for optoelectronic devices and mechanical sensors. Moreover, the thermoelectric performance of these materials is significantly improved over their bulk counterparts. These highly desirable properties render SbSeI, SbSI and SbSBr promising 1D materials for applications in future microelectronics, optoelectronics, mechanical sensors, and thermoelectrics.
Molybdenum disulfide (MoS 2 ) films are attractive materials for electronic and optoelectronic devices, but the temperatures used in the chemical vapor deposition (CVD) of these materials are too high for device integration. Recently, a low-temperature atomic layer deposition (ALD) process was demonstrated for growth of MoS 2 films at 200 °C using MoF 6 and H 2 S. However, the as-deposited films were amorphous and required annealing to obtain the desired layered structure. The MoS 2 films were sulfur-deficient; however, after annealing the crystallinity improved. To study the structure of these films and the process by which they crystallize, we performed in this work X-ray absorption spectroscopy and high-energy X-ray scattering experiments on both as-deposited and annealed MoS 2 films. Analysis indicated that molybdenum atoms in the as-deposited films were well coordinated with sulfur but not well coordinated with other molybdenum atoms when compared to a crystalline reference. Further analysis revealed clusters of the sulfur-rich phase [Mo 3 S(S 6 ) 2 ] 2– , which decomposed after annealing in H 2 and H 2 S at 400 and 600 °C. When compared to the sulfur-deficient films reported previously for this ALD process, the sulfur-rich phase found here indicates that nucleation on the substrate plays an important role in the resulting film stoichiometry, which could be tuned to produce higher quality films for microelectronic applications.
In the past, the role of strategic planning for semiconductor industry was met by the International Technology Roadmap for Semiconductors (ITRS), serving as a guiding light that provided manufacturers, designers, equipment suppliers, and researchers with direction years in advance. By providing a common framework for coordination across semiconductor industry stakeholders, technology development efforts were efficient and aligned. However, the dissolution of the ITRS in 2015 left a void, leading to years of disjointed efforts. Recognizing the need for unified guidance, the industry rallied for the creation of a new strategic plan, the Microelectronics and Advanced Packaging Technologies (MAPT) Roadmap (2023) was developed, through the efforts of hundreds of industry, academic and government experts, to provide detailed strategies for achieving these goals. This comprehensive plan outlines ambitious goals for the industry's future.
The MicroEleX code package contains a variety of models and algorithms for physical modeling of microelectronic circuitry, including electrostatics, electrodynamics, superconducting physics, micromagnetics, multi-ferroic systems, and quantum transport. MicroEleX leverages the AMReX software framework to provide scalability on GPU-based supercomputing architectures. The code is open source and designed to be algorithmically flexible so developers can incorporate enhanced or customized physics.
Data is a valuable commodity, and it is often dispersed over multiple entities. Sharing data or models created from the data is not simple due to concerns regarding security, privacy, ownership, and model inversion. This limitation in sharing can hinder model training and development. Federated learning can enable data or model sharing across multiple entities that control local data without having to share or exchange the data themselves. Differential privacy is a conceptual framework that brings strong mathematical guarantee for privacy protection and helps provide a quantifiable privacy guarantee to any data or models shared. The concepts of federated learning and differential privacy are introduced along with possible connections. Lastly, some open discussion topics on how federated learning and differential privacy can tied to AI-Enhanced co-design of microelectronics are highlighted.
A pulsed laser testing system for rapid screening of single-event latch-up (SEL) in microelectronics with real-time visualization of sensitive nodes via photo-emission is presented. We provide a detailed overview of the system, followed by SEL threshold measurements in an analog-to-digital converter (AD9240). We find that SEL thresholds are comparable to measurements taken with a low-repetition rate, fixed beam system, and demonstrate full-die scanning speeds can be an order of magnitude faster
For this study synchrotron radiation micro-tomography, a non-destructive three-dimensional imaging technique, is employed to investigate an entire microelectronic package with a cross-sectional area of 16 x 16 mm. Due to the synchrotron’s high flux and brightness the sample was imaged in just 3 minutes with an 8.7 μm spatial resolution.
Design philosophy and fabrication technology of microelectronic function blocks for spacecraft electronic equipment
Microelectronic function blocks and their use in low level amplifiers for space applications
Design, fabrication and performance of minimum power microelectronic circuits and subsystems
Failure analyses on eleven microelectronic devices subjected to temperature-stress cycling, and life testing
Failure analyses on microelectronic devices subjected to temperature-stress cycling, and life testing
Reparable modular system is used for packaging microelectronic flat packs and miniature discrete components. This three-dimensional compartmented structure incorporates etched phosphor bronze sheets and frames with etched wire conductors. It provides an effective heat sink for electric power dissipation in the absence of convective cooling means.
Failure modes and mechanisms in integrated microcircuits and other microelectronic devices
Ion implementation for microelectronics
Microelectronics data bank pilot program, with directory and indexes on monolithic microcircuits
Pilot test evaluation of microelectronics data bank response to operational communication