Engineering Papers⌕ Search

SEARCH · Engineering Papers

Results for “Detector Readout”

Search indexed NASA NTRS and DOE OSTI research on propulsion, heat transfer, battery materials and energy systems. Follow report and document links to the original sources.

Quote a phrase for an exact phrase match. Source license links do not imply unrestricted reuse.

At least 91 records · Page 5
All sourcesNASA NTRSDOE OSTI
DOE OSTI2025

Evolution of DUNE’s Production System

The DUNE experiment will start running in 2029 and record 30 PB/year of raw waveforms from Liquid Argon TPCs and photon detectors. The size of individual readouts can range from 100 MB to a typical 8 GB full readout of the detector, and even 100 TB for extended readouts from supernova candidates. These data then need to be cataloged, stored and distributed for processing worldwide. This massive amount of data and a heterogeneous computing environment necessitates a powerful and robust distributed computing infrastructure. In the process of building up that infrastructure, DUNE’s production system has recently undergone an overhaul, in which it has integrated 1) a new workflow management system (justIN) 2) a new data catalog (MetaCat) and 3) a state-of-the-art data management system (Rucio). Simulations of DUNE’s Far Detector and its prototypes ProtoDUNE Horizontal Drift (ProtoDUNE-HD) and ProtoDUNE Vertical Drift (ProtoDUNE-VD), as well as data from ProtoDUNE-HD serve as the first tests of this infrastructure.

73 NUCLEAR PHYSICS AND RADIATION PHYSICS↗
DOE OSTI2026

Thermal neutron imaging detector with wavelength shifting fiber and digital readout

Here, we developed a large area, digital thermal neutron imaging detector. The detector uses a 6 LiF/ZnS(Ag) neutron-sensitive scintillator combined with wavelength shifting fiber technology. The signals from fiber channels are amplified, integrated, and digitized using individual analog-to-digital converters for each channel. The neutron position is determined from the digitized signal using a least-squares gaussian-fitting algorithm. The detector size was 77 × 38 cm 2 (2926 cm 2 ), it provided 1.3 mm resolution, and its resolution can further be improved. The detector was designed for a powder diffraction neutron scattering beamline and provided substantial improvement of d-space resolution compared with existing detectors. This detector may have broader applications due to its large area and high spatial resolution extended over its large area.

6LiF/ZnS(Ag) scintillator↗
NASA NTRS2021

Performance of a broad-band, high-resolution, transition-edge sensor spectrometer for X-ray astrophysics

Future X-ray astrophysics experiments require multiplexed readout of high fill-factor, kilo-pixel arrays of transition-edge sensors (TESs), with very high spectral resolution over a broad range of energies. In this paper we report on a prototype kilo-pixel array of Mo/Au TESs readout with 8-column by 32-row time-division multiplexing (TDM). This system is being used to demonstrate the critical detector and readout technology for ESA’s Athena X-IFU, and when complete will be used in laboratory astrophysics experiments. Our array and TDM readout have demonstrated a combined full-width-at-half-maximum energy resolution, including >200 pixels, of:1.95 eV for Ti-Ka(4.5 keV), 1.97eV for Mn-Ka(5.9 keV), 2.16 eV for Co-Kα(6.9 keV),2.33 eV for Cu-Kα(8 keV), 3.26 eV for Br-Kα(11.9 keV). The 1 sigma statistical errorsare£0.01 eV for all spectra. These results meet the broad-band resolution requirements for X-IFU with margin.

S J Smith↗
DOE OSTI2025

Rad-hard readout system for Timepix3 Hybrid Pixel Detectors

The Beam Gas Ionisation (BGI) profile monitor, located in the Proton Synchrotron (PS) and Super Proton Synchrotron (SPS) at CERN, requires a radiation-tolerant readout system to transfer data from the challenging accelerator surroundings to the back-end for processing. The system needs to control and acquire data from four Timepix3 Hybrid Pixel Detectors (HPDs) located directly inside the beam pipe, a highly radioactive environment. It must ensure reliability given limited hardware access and preserve signal integrity for the high-speed data (32 channels at 320 MHz). However, due to the unavailability of a suitable rad-hard Timepix3 readout, the Beam Instrumentation PiXeL (BIPXL) readout system was designed to meet these requirements. This system employs radiation-hardened components such as the GBTx and the FEASTMP, both developed at CERN. It will be compatible with forthcoming hybrid pixel detector initiatives in similarly harsh radiation conditions.

47 OTHER INSTRUMENTATION↗
NASA NTRS2018

Toward Large Field-Of-View High-Resolution X-Ray Imaging Spectrometers: Microwave Multiplexed Readout of 28 TES Microcalorimeters

We performed small-scale demonstrations at GSFC of high-resolution Xray TES microcalorimeters read out using a microwave SQUID multiplexer. This work is part of our effort to develop detector and readout technologies for future space-based X-ray instruments such as the microcalorimeter spectrometer envisaged for Lynx, a large mission concept under development for the Astro 2020 Decadal Survey. In this paper we describe our experiment, including details of a recently designed, microwave-optimized low-temperature setup that is thermally anchored to the 55mKstage of our laboratory ADR. Using aROACH2 FPGA at room temperature, we read out pixels of a GSFC-built detector array via a NIST-built multiplexer chip with Nb coplanar waveguide resonators coupled to rf-SQUIDs. The resonators are spaced 6 MHz apart (at ∼ 5.9 GHz) and have quality factors of ∼ 15,000. In our initial demonstration, we used flux-ramp modulation frequencies of 125 kHz to read out 5 pixels simultaneously and achieved spectral resolutions of 2.8-3.1 eV FWHM at 5.9 keV. Our subsequent work is ongoing: to-date we have achieved a median spectral resolution of 3.4 eV FWHM at 5.9 keV while reading out 28 pixels simultaneously with flux-ramp frequencies of 160 kHz. We present the measured system-level noise and maximum slew rates and briefly describe our future development work.

Yoon, W.↗
NASA NTRS2003

Development of a Cryogen-Free Continuous ADR for the Constellation-X Mission

Constellation-X is a multi-satellite x-ray astronomy mission presently being planned for launch in the 2010 time frame. Each of 4 identical satellites will contain a telescope and instruments for imaging and spectroscopic analysis of both hard and soft x-rays. The X- ray Microcalorimeter Spectrometer (XMS) instrument will use arrays of microcalorimeters to detect X-rays with energies from 0.2 to 6 keV. The technologies under development for this instrument include Transition-Edge Sensors (TES) with multiplexed SQUID readouts and NTD-Ge detectors with JFET readouts. Both will be operated at temperatures in the 50-60 mK range and both have a projected cooling power requirement of approximately 5 microwatts. In addition, in order to meet the lifetime requirement of 6 years (with a goal of 10 years), a mechanical cryocooler will be used to provide a heat sink for the low temperature cooler. The required performance is 20 mW at 6 K, with a goal of 4 K operation. In this paper we present the development status of an adiabatic demagnetization refigerator (ADR) that meets the cooling requirements of the X M S instrument. At present we have demonstrated a 4-stage ADR that operates continuously at 50 mK using a 4.2 K helium bath as a heat sink. The cooling power is 21 microwatts at 100 mK and 6 microwatts at 50 mK. Its efficiency when operating at 50 mK is 1 1 % of Carnot (accounting for all dissipation at 4.2 K and below, but not including power dissipation in the room temperature electronics), but this is expected to rise to 25% in the next generation system in which active gas-gap heat switches are replaced with passive devices. This will reduce the peak heat rejection rate of the ADR to less than 7 mW at 6 K. Details of the ADR s design and operation, as well as the development program leading up to a flight-qualified instrument, will be discussed.

Shirron, Peter↗
DOE OSTI2026

Charge readout electronics for the DUNE horizontal drift far detector: design and performance in ProtoDUNE-HD

DUNE (Deep Underground Neutrino Experiment) is a long-baseline neutrino oscillation experiment currently under construction, whose far detectors will be the largest liquid argon time projection chambers ever built. This detector design calls for custom-built cryogenic front-end electronics to meet its performance requirements. This paper describes the charge readout electronics that will be used in the DUNE horizontal drift (HD) far detector and presents performance results using data from the ProtoDUNE-HD detector, a 770 ton liquid argon time projection chamber operated at the CERN Neutrino Platform in 2024 that served as the final prototype of the DUNE HD design.

Front-end electronics for detector readout↗
NASA NTRS1989

Proceedings of the Third Infrared Detector Technology Workshop

This volume consists of 37 papers which summarize results presented at the Third Infrared Detector Technology Workshop, held February 7-9, 1989, at Ames Research Center. The workshop focused on infrared (IR) detector, detector array, and cryogenic electronic technologies relevant to low-background space astronomy. Papers on discrete IR detectors, cryogenic readouts, extrinsic and intrinsic IR arrays, and recent results from ground-based observations with integrated arrays were given. Recent developments in the second-generation Hubble Space Telescope (HST) infrared spectrometer and in detectors and arrays for the European Space Agency's Infrared Space Observatory (ISO) are also included, as are status reports on the Space Infrared Telescope Facility (SIRTF) and the Stratospheric Observatory for Infrared Astronomy (SOFIA) projects.

Mccreight, Craig R.↗
DOE OSTI2024

ETROC1: the first full chain precision timing prototype ASIC for CMS MTD endcap timing layer upgrade

We present the design and characterization of the first fullchain precision timing prototype ASIC, named ETL Readout Chipversion 1 (ETROC1) for the CMS MTD endcap timing layer (ETL)upgrade. The ETL utilizes Low Gain Avalanche Diode (LGAD) sensors todetect charged particles, with the goal to achieve a time resolutionof 40–50 ps per hit, and 30–40 ps per track with hits from twodetector layers. The ETROC1 is composed of a 5 × 5 pixelarray and peripheral circuits. The pixel array includes a4 × 4 active pixel array with an H-tree shaped networkdelivering clock and charge injection signals. Each active pixel iscomposed of various components, including a bump pad, a chargeinjection circuit, a pre-amplifier, a discriminator, adigital-to-analog converter, and a time-to-digital converter. Thesecomponents play essential roles as the front-end link in processingLGAD signals and measuring timing-related information. Theperipheral circuits provide clock signals and readoutfunctionalities. The size of the ETROC1 chip is7 mm× 9 mm. ETROC1 has been fabricated in a 65 nmCMOS process, and extensively tested under stimuli of chargeinjection, infrared laser, and proton beam. The time resolution ofbump-bonded ETROC1 + LGAD chipsets reaches 42–46 ps per hit in thebeam test.

46 INSTRUMENTATION RELATED TO NUCLEAR SCIENCE AND ↗
DOE OSTI2026

Versatile High-Gain Low-Noise Readout ASIC for Silicon Microstrip Tracking Detectors

This work presents Turpial, a custom-designed low- power front-end readout ASIC for microstrip silicon sensors. Implemented in 130 nm CMOS technology, the chip integrates 64 identical readout channels, each including a configurable charge-sensitive amplifier, a bipolar pulse shaper, a 32-sample 50 Msps analog memory, and a 12-bit RC-hybrid SAR ADC operating at 1 Msps. To satisfy the target power budget of 5 mW per channel, the architecture employs a time-decoupled readout scheme in which fast transient signals are first captured in the analog memory and subsequently digitized at a lower rate. Turpial supports a wide dynamic range from 1 kℎ+ to 1 Mℎ+ while maintaining low noise performance, targeting an equivalent noise charge (ENC) below 200 𝑒−including the sensor, and providing a maximum gain of 1500 mV/fC. A digital block manages slow control, data acquisition, and data serialization through dual CML 300 Mb/s serializers. In addition, an on-chip reference circuit, based on a sub-1 V bandgap reference and an integrated LDO regulator, eliminates the need for external reference circuitry. Experimental results demonstrate that both the individual building blocks and the fully integrated ASIC meet the design specifications.

Hernandez, Hugo [Stanford University] (ORCID:00000↗
NASA NTRSDate not supplied

Performance of a broad-band, high-resolution, transition-edge sensor spectrometer for x-ray astrophysics

Future x-ray astrophysics experiments require multiplexed readout of high-fill-factor, kilo-pixel arrays of transition-edge sensors (TESs), with very high spectral resolution over a broad range of energies. In this paper we report on a prototype kilo pixel array of Mo/Au TESs read out with 8-column by 32-row time-division multiplexing (TDM). This system is being used to demonstrate the critical detector and readout technology for ESA’s Athena X-IFU, and when complete will used to laboratory astrophysics experiments. Our array and TDM readout has demonstrated a combined energy resolution, including > 200 pixels, of: 1.95 eV for Ti-K (4.5 keV), 1.97 eV for Mn-K (5.9 keV), 2.16 eV for Co-Kα (6.9 keV), 2.33 eV for Cu-Kα (8 keV), 3.26 eV for Br-Kα (11.9 keV). The 1 sigma error is  0.01 eV for all spectra. These results meet the broad-band resolution requirements for X-IFU.

Stephen J. Smith↗
NASA NTRS2007

Distributed Antenna-Coupled TES for FIR Detectors Arrays

We describe a new architecture for a superconducting detector for the submillimeter and far-infrared. This detector uses a distributed hot-electron transition edge sensor (TES) to collect the power from a focal-plane-filling slot antenna array. The sensors lay directly across the slots of the antenna and match the antenna impedance of about 30 ohms. Each pixel contains many sensors that are wired in parallel as a single distributed TES, which results in a low impedance that readily matches to a multiplexed SQUID readout These detectors are inherently polarization sensitive, with very low cross-polarization response, but can also be configured to sum both polarizations. The dual-polarization design can have a bandwidth of 50The use of electron-phonon decoupling eliminates the need for micro-machining, making the focal plane much easier to fabricate than with absorber-coupled, mechanically isolated pixels. We discuss applications of these detectors and a hybridization scheme compatible with arrays of tens of thousands of pixels.

antenna↗
NASA NTRS2004

Anti-Coincidence Detector for GLAST

The Anti-Coincidence Detector (ACD) is the outermost detector layer in the GLAST Large Area Telescope (LAT), surrounding the top and sides of the tracker. The purpose of the ACD is to detect and veto incident cosmic ray charged particles, which outnumber cosmic gamma rays by 3-5 orders of magnitude. The challenge in ACD design is that it has to have high (0.9997) detection efficiency for relativistic charged particles, but must have low sensitivity to backsplash photons. These are products of high energy interactions in the LAT calorimeter, and can cause a veto signal in the ACD resulting in degradation of the LAT efficiency for high energy (>10 GeV) gamma-rays. The ACD requirement is that backsplash shall not reduce the LAT sensitivity by more than 20% for gamma rays of 300 GeV. To solve this problem, the ACD is divided into 89 scintillating tiles, with wave-length shifting fiber readout. The detector design and its characteristics are given in this paper.

Moiseev, Alexander A.↗
DOE OSTI2025

Event-driven readout development: testing of the EDWARD65P1 chip with integrated event generators

Building on a prototype readout integrated circuit for segmented silicon sensors with the EDWARD event-driven readout architecture, the front-end in each pixel was replaced by a hardware generator to verify readout performance, ensuring no data loss, consistent priority handling, and speed verification. Here, this generator produces Poisson-distributed readout requests with individually tunable rates per pixel via a digitally controlled oscillator. The resulting EDWARD65P1 test ASIC is a 32×32 pixel matrix with a 100 μm pitch, equipped with digital event generators simulating radiation hits at user-defined rates. Test results for this new design are presented.

47 OTHER INSTRUMENTATION↗
DOE OSTI2026

Graphical User Interface for a Biasing Board for the PSEC6

The PSEC6 is an application-specific integrated circuit (ASIC) designed for a readout system for a large area picosecond photodetector (LAPPD). The PSEC6 is currently in fabrication and pending testing. The testing system for the PSEC5, the previous iteration of the ASIC, required expensive and non-portable equipment, because the ASIC needs twelve adjustable reference voltages. The new testing system consists of an low-cost, open-source, cross-platform graphical user interface (GUI), a digital system, and a biasing board. The digital system is the interface between the GUI and biasing board, and can be implemented on a microcontroller or field-programmable gate array (FPGA). The biasing board contains twelve digital-to-analog converters (DACs) that are configurable via the GUI, which gives users the ability to write voltage values to all or specific DACs. The GUI was developed in C on Linux using the widget library GTK4 and cross-compiled for Windows compatibility. I2C and SPI protocols were implemented on an Adafruit Feather ESP32-S3 microcontroller to write commands to the DACs and PSEC6. A hardware implementation of the I2C protocol is in development on an FPGA. Since LAPPDs will be used by the Accelerator Neutrino Neutron Interaction Experiment (ANNIE) at Fermilab, the PSEC6 testing system in this internship project can potentially benefit future neutrino research. The project is relevant to the Department of Energy’s microelectronics mission, because the PSEC6 is an ASIC that will handle fast time signals arriving from the detector for readout. It also provided experience with building a cross-platform user interface, practicing digital design and implementation in hardware description language (HDL), and using simulations to inform new design iterations.

Guerrero, Sasha Camila [North Central Coll.]↗
DOE OSTI2026

Graphical User Interface for a Biasing Board for the PSEC6

The PSEC6 is an application-specific integrated circuit (ASIC) designed for a readout system for a large area picosecond photodetector (LAPPD). The PSEC6 is currently in fabrication and pending testing. The testing system for the PSEC5, the previous iteration of the ASIC, required expensive and non-portable equipment, because the ASIC needs twelve adjustable reference voltages. The new testing system consists of an low-cost, open-source, cross-platform graphical user interface (GUI), a digital system, and a biasing board. The digital system is the interface between the GUI and biasing board, and can be implemented on a microcontroller or field-programmable gate array (FPGA). The biasing board contains twelve digital-to-analog converters (DACs) that are configurable via the GUI, which gives users the ability to write voltage values to all or specific DACs. The GUI was developed in C on Linux using the widget library GTK4 and cross-compiled for Windows compatibility. I2C and SPI protocols were implemented on an Adafruit Feather ESP32-S3 microcontroller to write commands to the DACs and PSEC6. A hardware implementation of the I2C protocol is in development on an FPGA. Since LAPPDs will be used by the Accelerator Neutrino Neutron Interaction Experiment (ANNIE) at Fermilab, the PSEC6 testing system in this internship project can potentially benefit future neutrino research. The project is relevant to the Department of Energy’s microelectronics mission, because the PSEC6 is an ASIC that will handle fast time signals arriving from the detector for readout. It also provided experience with building a cross-platform user interface, practicing digital design and implementation in hardware description language (HDL), and using simulations to inform new design iterations.

Guerrero, Sasha Camila [North Central Coll.]↗