Engineering Papers⌕ Search

SEARCH · Engineering Papers

Results for “HARDWARE”

Search indexed NASA NTRS and DOE OSTI research on propulsion, heat transfer, battery materials and energy systems. Follow report and document links to the original sources.

Quote a phrase for an exact phrase match. Source license links do not imply unrestricted reuse.

At least 883 records · Page 49

Thermal control evaluation of a Shuttle Orbiter solar observatory using Skylab ATM backup hardware

A study under the sponsorship of Marshall Space Flight Center (MSFC) established the feasibility to utilize the Skylab Apollo Telescope Mount (ATM) backup hardware for early low cost Shuttle Orbiter solar observation missions. A solar inertial attitude and a seven-day, full sun exposure were baselined. As a portion of the study, a series of thermal control evaluations were performed to resolve the problems caused by the relocation of the ATM to the Shuttle Orbiter bay and resulting configuration changes. Thermal control requirements, problems, the use of solar shields, Spacelab supplied fluid cooling and component placement are discussed.

Class, C. R.↗

Hardware simulation of Ku-band spacecraft receiver and bit synchronizer, volume 1

A hardware simulation which emulates an automatically acquiring transmit receive spread spectrum communication and tracking system and developed for use in future NASA programs involving digital communications is considered. The system architecture and tradeoff analysis that led to the selection of the system to be simulated is presented.

Lindsey, W. C.↗

Use of heat pipes in electronic hardware

A modular, multiple output power converter was developed in order to reduce costs of space hardware in future missions. The converter is of reduced size and weight, and utilizes advanced heat removal techniques, in the form of heat pipes which remove internally generated heat more effectively than conventional methods.

Graves, J. R.↗

Thermal Performance of a Customized Multilayer Insulation (MLI). Design and Fabrication of Test Facility Hardware

The design, fabrication, and assembly of hardware for testing the performance of a customized multilayer insulation are discussed. System components described include the thermal payload simulator, the modified cryoshroud, and a tank back pressure control device designed to maintain a constant liquid boiling point during the thermal evaluation of the multilayer insulation. The thermal payload simulator will provide a constant temperature surface in the range of 20.5 to 417K (37 to 750R) for the insulated tank to view. The cryoshroud was modified to establish a low temperature black body cavity while limiting liquid hydrogen usage to a minimum feasible rate.

Leonhard, K. E.↗

DSS 13 automated antenna pointing subsystem phase 1 hardware

An automated antenna pointing subsystem (APS) is being installed at DSS 13 as part of the unattended station project. The function of the APS is to track an instructed position with the 26 meter antenna and to monitor the antenna servo system and meteorological conditions to ensure a proper operational environment. This article discusses the now-completed first phase of the digital hardware portion of the APS development.

Sievers, M. W.↗

A comparison of hardware description languages

Several high level languages which evolved over the past few years for describing and simulating the structure and behavior of digital systems, on digital computers are assessed. The characteristics of the four prominent languages (CDL, DDL, AHPL, ISP) are summarized. A criterion for selecting a suitable hardware description language for use in an automatic integrated circuit design environment is provided.

Shiva, S. G.↗

Digital filter structures having low errors and simple hardware implementation

Sensitivity and roundoff errors can seriously limit the application of recursive digital filters in practice, particularly when the filters have poles near z = + 1. A filter structure, based on digital incremental computers is proposed, which has low sensitivity, good error characteristics, and simple hardware implementation for pole locations close to z = + 1. Expressions for the roundoff errors are derived and compared to those for conventional structures. A design procedure is suggested to implement the new filter structure given the transfer function. Simulation results are presented.

Abu-El-haija, A. I.↗

Orbiter CIU/IUS communications hardware evaluation

Inertial Upper Stage (IUS) and DoD Communication Interface Unit (CIU) communication system design, hardware specifications, and interfaces were evaluated to determine their compatibility with the Orbiter payload communication and data handling equipment and the Orbiter network communication equipment.

Huth, G. K.↗

Orbiter CIU/IUS communications hardware evaluation

The DOD and NASA inertial upper stage communication system design, hardware specifications and interfaces were analyzed to determine their compatibility with the Orbiter payload communications equipment (Payload Interrogator, Payload Signal Processors, Communications Interface Unit, and the Orbiter operational communications equipment (the S-Band and Ku-band systems). Topics covered include (1) IUS/shuttle Orbiter communications interface definition; (2) Orbiter avionics equipment serving the IUS; (3) IUS communication equipment; (4) IUS/shuttle Orbiter RF links; (5) STDN/TDRS S-band related activities; and (6) communication interface unit/Orbiter interface issues. A test requirement plan overview is included.

Huth, G. K.↗

TMS communications hardware. Volume 2: Bus interface unit

A prototype coaxial cable bus communication system used in the Trend Monitoring System to interconnect intelligent graphics terminals to a host minicomputer is described. The terminals and host are connected to the bus through a microprocessor-based RF modem termed a Bus Interface Unit (BIU). The BIU hardware and the Carrier Sense Multiple Access Listen-While-Talk protocol used on the network are described.

Brown, J. S.↗

MIL-M-38510/470 test vectors: Fault detection efficiency measurement via hardware fault simulation

The stuck fault detection efficiency of the test vectors developed for the MIL-M-38510/470 NASA was measured using a hardware stuck fault simulator for the 1802 microprocessor. Thirty-nine stuck faults were not detected out of a total of 874 injected into the combinatorial and sequential parts of the microprocessor. Since undetected faults can create catastrophic errors in equipment designed for high reliability applications, it is recommended that the MIL-M-38510/470 NASA be enhanced with additional test vectors so as to achieve 100% stuck fault detection efficiency.

Timoc, C. C.↗

Hardware demonstration of flexible beam control

An experiment employing a pinned-free flexible beam has been constructed to demonstrate and verify several facets of the control of flexible structures. The desired features of the experiment are to demonstrate active shape control, active dynamic control, adaptive control, various control law design approaches, and associated hardware requirements and mechanization difficulties. This paper contains the analytical work performed in support of the facility development, the final design specifications, control law synthesis, and some preliminary results.

Schaechter, D. B.↗

REFSAT/GPS breadboard: Test terminal hardware design report

All users of the NAVSTAR Global Positioning System (GPS) located within a rather large geographical area are currently required to perform a number of identical, common operations in order to accomplish a navigation "fix" (additional "location dependent" operations are also required). Under the REFSAT concept, the common operations are performed at a central location and results broadcast via a geostationary reference satellite (REFSAT). This concept allows a considerable reduction in the cost and complexity of individual civil user terminals. The hardware design of a REFSAT/GPS receiver terminal and the REFSAT transmitter simulator is described. Since six of the Phase 1 NAVSTAR GPS satellites are now operational a demonstration test plan utilizing the one-to-two hour per day viewing window is also described. Equipment check-out preliminary test results are presented.

Source record↗

Solar Power Satellite antenna phase control system hardware simulation, phase 4. Volume 2: Analytical simulation of SPS system performance

The pilot signal parameter optimization and power transponder analyses are presented. The SPS antenna phase control system is modeled and the hardware simulation study described. Ionospheric and system phase error effects and the effects of high power amplifier phase and amplitude jitters are considered. Parameter optimization of the spread spectrum receiver, consisting of the carrier tracking loop and the code tracking loop, is described.

Lindsey, W. C.↗

Hardware Fault Simulator for Microprocessors

Breadboarded circuit is faster and more thorough than software simulator. Elementary fault simulator for AND gate uses three gates and shaft register to simulate stuck-at-one or stuck-at-zero conditions at inputs and output. Experimental results showed hardware fault simulator for microprocessor gave faster results than software simulator, by two orders of magnitude, with one test being applied every 4 microseconds.

Hess, L. M.↗

Spherical roller bearing analysis. SKF computer program SPHERBEAN. Volume 3: Program correlation with full scale hardware tests

The results of a series of full scale hardware tests comparing predictions of the SPHERBEAN computer program with measured data are presented. The SPHERBEAN program predicts the thermomechanical performance characteristics of high speed lubricated double row spherical roller bearings. The degree of correlation between performance predicted by SPHERBEAN and measured data is demonstrated. Experimental and calculated performance data is compared over a range in speed up to 19,400 rpm (0.8 MDN) under pure radial, pure axial, and combined loads.

Kleckner, R. J.↗

The state agency experience (evaluation/selection of hardware for automated, geo-based information systems)

The purpose and format of a panel session that addressed the procedures by which the hardware components of geographic information systems are evaluated and selected are described. State agencies from Alaska, Colorado, Montana, and Washington were represented and the topic was discussed within the general context of information requirements in land management decision making.

Campbell, L. F., Jr.↗