Engineering Papers⌕ Search

SEARCH · Engineering Papers

Results for “Digital circuits”

Search indexed NASA NTRS and DOE OSTI research on propulsion, heat transfer, battery materials and energy systems. Follow report and document links to the original sources.

Quote a phrase for an exact phrase match. Source license links do not imply unrestricted reuse.

At least 865 records · Page 48
All sourcesNASA NTRSDOE OSTI
NASA NTRS2016

Development and Calibration of a Field-Deployable Microphone Phased Array for Propulsion and Airframe Noise Flyover Measurements

A new aeroacoustic measurement capability has been developed consisting of a large channelcount, field-deployable microphone phased array suitable for airframe noise flyover measurements for a range of aircraft types and scales. The array incorporates up to 185 hardened, weather-resistant sensors suitable for outdoor use. A custom 4-mA current loop receiver circuit with temperature compensation was developed to power the sensors over extended cable lengths with minimal degradation of the signal to noise ratio and frequency response. Extensive laboratory calibrations and environmental testing of the sensors were conducted to verify the design's performance specifications. A compact data system combining sensor power, signal conditioning, and digitization was assembled for use with the array. Complementing the data system is a robust analysis system capable of near real-time presentation of beamformed and deconvolved contour plots and integrated spectra obtained from array data acquired during flyover passes. Additional instrumentation systems needed to process the array data were also assembled. These include a commercial weather station and a video monitoring / recording system. A detailed mock-up of the instrumentation suite (phased array, weather station, and data processor) was performed in the NASA Langley Acoustic Development Laboratory to vet the system performance. The first deployment of the system occurred at Finnegan Airfield at Fort A.P. Hill where the array was utilized to measure the vehicle noise from a number of sUAS (small Unmanned Aerial System) aircraft. A unique in-situ calibration method for the array microphones using a hovering aerial sound source was attempted for the first time during the deployment.

Humphreys, William M., Jr.↗
NASA NTRS2017

The Resource Prospector Neutron Spectrometer System: RP's Bloodhound

The primary goal of the Resource Prospector Neutron Spectrometer System (NSS) is to locate and characterize hydrogen-bearing volatile deposits, especially subsurface ice, that may exist at the lunar poles. A key objective is to detect water-equivalent hydrogen concentrations of 0.5 wt% or greater while on a moving rover. A second objective is to determine approximate burial depth of enhanced hydrogen-bearing materials up to 1 meter below otherwise dry regolith. The instrument will be carried aboard a landed mobility system at the lunar poles. The instrument operates by measuring the changes in the leakage flux of low energy neutrons out of the regolith. These neutrons are produced by galactic cosmic rays, which are so energetic that they shatter the nuclei in surface materials. The neutrons interact with other nuclei and lose energy, becoming thermalized in the process. Hydrogen is most efficient at thermalizing neutrons owing to protons' similar mass - statistically, neutrons lose half their energy per collision with protons. With hydrogen in the soil, leakage fluxes of neutrons in the 0.5 eV to 500 keV energy range are reduced. A concentration of only1-2 wt% water-equivalent hydrogen results in a decrease in epithermal leakage flux of a factor of two. The leakage flux of thermal neutrons, from 0 to 0.5 eV in energy, can either increase or decrease depending on the hydrogen abundance and stratigraphy. As with the highly successful Lunar Prospector Neutron Spectrometer, the RP NSS detects both thermal and epithermal neutrons by using two helium-3 gas proportional counters, one covered by cadmium and the other uncovered. The former detects only epithermal neutrons with energies above approximately 0.5 eV, the latter detects both thermal (less than 0.5 eV) and epithermal energies (greater than 0.5 eV). When a neutron enters the detector tube and interacts with a helium-3 nucleus, the resulting reaction produces an energetic proton and triton that ionize the gas. The resulting electrons are accelerated toward a high-voltage anode and cascade, amplifying the net charge, which is collected at the anode. The number of electrons produced is proportional to the energy that the triton and proton deposit in the gas. A charge sensitive pre-amplifier converts the total charge to a step voltage output. A shaper amplifier then shapes this step into a uni-polar waveform with peaking time appropriate for the detection depending on the event rate. The integrated shaped waveform, representing the deposited triton/proton energy, is then measured. A histogram, or pulse height analysis, is performed to record the main capture peak and wall effect pulses. A threshold for detection is also required to limit the low amplitude counting rate such as noise floor. The system electronics consists of 2 modules - the Sensor Module (SM) front-end and the Data Processing Module (DPM) back-end circuits. SM is designed as a light-weight and low power front-end housing the two helium-3 proportional counter detectors, preamp and HVPS. It is mounted external to the rover body to detect the thermalized neutron flux with a minimum of host background. The DPM is located inside the rover; it digitizes the SM signals, performs pulse height analysis and accumulates the count rate for each spectral channel. The DPM controls high voltage and thresholding, and sends the science data to the host craft via an RS422 serial asynchronous protocol. The payload host provides all thermal management and control for the SM and DPM.

hydrogen-bearing volatile deposits↗
NASA NTRS2008

SansEC: A New Dimension to Sensing Electrical Sensors with No Electrical Connections

This DVD contains an introduction to SansEC, a new electrical sensor technology without electrical connections. This new class of sensors represents a stand-alone 2-dimensional geometric pattern of electrically open circuits without electrical connections. The sensor is powered with an external, harmonic magnetic field and as the property being sensed changes, responds to frequency, amplitude or bandwidth changes. This response is interrogated using an external antenna, a single electrical component having no electrical connections. The sensor can be encased in any nonconductive material to provide protection from its environment. If the container is nonconductive, the sensor can be placed external to the container without contacting it, making installation very simple. An encased sensor can also be placed inside a container for measuring the level of any fluid or material, including acids. Any readout device can be used with the sensor, including standard or digital gauges. SansEC sensors can be used to measure real-time fluid slosh to determine if a fuel tank's internal structural isogrid can be used to replace some of the baffles surface, thus reducing the overall baffle weight and giving a better understanding of the effect that isogrids have on fluid motion. Any SansEC sensor can also be used for damage or tamper detection. When damaged, torn or tampered with, the measured response shift in frequency is commensurate to the detected damage, with the response frequency increasing with rising damage. The unique sensor design allows it to function even if damaged, because unlike other circuits, there is no single point on the sensor that, if damaged, renders it non-functional. The broad metallic coverage of the array allows the array to be one of many thermal insulation layers. Two such arrays were tested to understand the effects of high velocity damage. Each test article was targeted with metal projectiles emulating micrometeorite or orbital debris impact. Even with the damage that the sensors received every sensor was still functional with the new response baseline, and remained capable of detecting even more damage.

Source record↗
NASA NTRS1994

Feasibility study, software design, layout and simulation of a two-dimensional Fast Fourier Transform machine for use in optical array interferometry

The goal of this project was the feasibility study of a particular architecture of a digital signal processing machine operating in real time which could do in a pipeline fashion the computation of the fast Fourier transform (FFT) of a time-domain sampled complex digital data stream. The particular architecture makes use of simple identical processors (called inner product processors) in a linear organization called a systolic array. Through computer simulation the new architecture to compute the FFT with systolic arrays was proved to be viable, and computed the FFT correctly and with the predicted particulars of operation. Integrated circuits to compute the operations expected of the vital node of the systolic architecture were proven feasible, and even with a 2 micron VLSI technology can execute the required operations in the required time. Actual construction of the integrated circuits was successful in one variant (fixed point) and unsuccessful in the other (floating point).

Boriakoff, Valentin↗
NASA NTRS1994

A Motion-Compensating Image-Compression Scheme

Chrominance used (in addition to luminance) in estimating motion. Variable-rate digital coding scheme for compression of color-video-image data designed to deliver pictures of good quality at moderate compressed-data rate of 1 to 2 bits per pixel, or of fair quality at rate less than 1 bit per pixel. Scheme, in principle, implemented by use of commercially available application-specific integrated circuits. Incorporates elements of some prior coding schemes, including motion compensation (MC) and discrete cosine transform (DCT).

Wong, Carol↗
NASA NTRS2008

Inertial Orientation Trackers with Drift Compensation

A class of inertial-sensor systems with drift compensation has been invented for use in measuring the orientations of human heads (and perhaps other, similarly sized objects). These systems can be designed to overcome some of the limitations of prior orientation-measuring systems that are based, variously, on magnetic, optical, mechanical-linkage, and acoustical principles. The orientation signals generated by the systems of this invention could be used for diverse purposes, including controlling head-orientation-dependent virtual reality visual displays or enabling persons whose limbs are paralyzed to control machinery by means of head motions. The inventive concept admits to variations too numerous to describe here, making it necessary to limit this description to a typical system, the selected aspects of which are illustrated in the figure. A set of sensors is mounted on a bracket on a band or a cap that gently but firmly grips the wearer s head to be tracked. Among the sensors are three drift-sensitive rotationrate sensors (e.g., integrated-circuit angular- rate-measuring gyroscopes), which put out DC voltages nominally proportional to the rates of rotation about their sensory axes. These sensors are mounted in mutually orthogonal orientations for measuring rates of rotation about the roll, pitch, and yaw axes of the wearer s head. The outputs of these rate sensors are conditioned and digitized, and the resulting data are fed to an integrator module implemented in software in a digital computer. In the integrator module, the angular-rate signals are jointly integrated by any of several established methods to obtain a set of angles that represent approximately the orientation of the head in an external, inertial coordinate system. Because some drift is always present as a component of an angular position computed by integrating the outputs of angular-rate sensors, the orientation signal is processed further in a drift-compensator software module.

Foxlin, Eric M.↗
NASA NTRS2015

Conformal and Spectrally Agile Ultra Wideband Phased Array Antenna for Communication and Sensing

There is a continuing need for reducing size and weight of satellite systems, and is also strong interest to increase the functional role of small- and nano-satellites (for instance SmallSats and CubeSats). To this end, a family of arrays is presented, demonstrating ultra-wideband operation across the numerous satellite communications and sensing frequencies up to the Ku-, Ka-, and Millimeter-Wave bands. An example design is demonstrated to operate from 3.5-18.5 GHz with VSWR2 at broadside, and validated through fabrication of an 8 x 8 prototype. This design is optimized for low cost, using Printed Circuit Board (PCB) fabrication. With the same fabrication technology, scaling is shown to be feasible up to a 9-49 GHz band. Further designs are discussed, which extend this wideband operation beyond the Ka-band, for instance from 20-80 GHz. Finally we will discuss recent efforts in the direct integration of such arrays with digital beamforming back-ends. It will be shown that using a novel on-site coding architecture, orders of magnitude reduction in hardware size, power, and cost is accomplished in this transceiver.

Ultra Wideband antenna↗
NASA NTRS1998

Trellises and Trellis-Based Decoding Algorithms for Linear Block Codes

Decoding algorithms based on the trellis representation of a code (block or convolutional) drastically reduce decoding complexity. The best known and most commonly used trellis-based decoding algorithm is the Viterbi algorithm. It is a maximum likelihood decoding algorithm. Convolutional codes with the Viterbi decoding have been widely used for error control in digital communications over the last two decades. This chapter is concerned with the application of the Viterbi decoding algorithm to linear block codes. First, the Viterbi algorithm is presented. Then, optimum sectionalization of a trellis to minimize the computational complexity of a Viterbi decoder is discussed and an algorithm is presented. Some design issues for IC (integrated circuit) implementation of a Viterbi decoder are considered and discussed. Finally, a new decoding algorithm based on the principle of compare-select-add is presented. This new algorithm can be applied to both block and convolutional codes and is more efficient than the conventional Viterbi algorithm based on the add-compare-select principle. This algorithm is particularly efficient for rate 1/n antipodal convolutional codes and their high-rate punctured codes. It reduces computational complexity by one-third compared with the Viterbi algorithm.

Lin, Shu↗
NASA NTRS2005

Temperature Tolerant Evolvable Systems Utilizing FPGA Boards and Bias-Controlled Amplifiers

Space missions often require radiation and extreme-temperature hardened electronics to survive the harsh environments beyond Earth's atmosphere. Traditional approaches to preserve electronics incorporate shielding, insulation and redundancy at the expense of power and weight. However, a novel way of bypassing these problems is the concept of evolutionary hardware. A reconfigurable device, consisting of several switches interconnected with analog/digital parts, is controlled by an evolutionary processor (EP). When the EP detects degradation in the circuit it sends signals to reconfigure the switches, thus forming a new circuit with the desired output. This concept has been developed since the mid-l990s, but one problem remains-the EP cannot degrade substantially. For this reason, extensive testing at extreme temperatures (-180 to 120 C) has been done on devices found on FPGA boards (taking the role of the EP), such as the Analog to Digital and the Digital to Analog Converter. The EP is used in conjunction with a bias-controlled amplifier and a new prototype relay board, which is interconnected with 6 G4-FETs, a tri-input transistor-like element developed at JPL. The greatest improvements to be made lie in the reconfigurable device, so future design and testing of the G4-FET chip is required.

Kumar, Nikhil R.↗
NASA NTRS2004

Power Actuation and Switching Module Development

The Deep Space Avionics (DSA) Project is developing a Power Actuation and Switching Module (PASM). This component enables a modular and scalable design approach for power switching applications, which can result in a wide variety of power switching architectures using this simple building block. The PASM is designed to provide most of the necessary power switching functions of spacecraft for various Deep Space missions including future missions to Mars, comets, Jupiter and its moons. It is fabricated using an A SIC process that is tolerant of high radiation. The development includes two application specific integrated circuits (ASICs) and support circuitry all packaged using High Density Interconnect (HDI) technology. It can be operated in series or parallel with other PASMs, It can be used as a high-side or low-side switch and it can drive thruster valves, pyrotechnic devices such as NASA standard initiators, bus shunt resistors, and regular spacecraft component loads. Each PASM contains two independent switches with internal current limiting and over-current trip-off functions to protect the power subsystem from load faults. During turnon and turnoff each switch can limit the rate of current change (di/dt) to a value determined by the user. Threeway majority-voted On/Off commandability and full switch status telemetry (both analog and digital) are built into the module. This paper describes the development process used to design, model, fabricate, and test these compact and versatile power switches. Preliminary test results from prototype HDI PASM hardware are also discussed.

Power Actuation and Switching Module (PASM)↗
NASA NTRS1978

The Space Shuttle Ground Terminal Delta Modulation System

Shuttle voice processing uses a Variable Slope Delta Modulation scheme which is a variant of the ABATE algorithm. This paper summarizes the ground terminal subsystem which processes the multiplexed voice and telemetry data digital sequence in the downlink processing and digitizes the voice signal in the uplink processing. The Delta Modulation System (DMS) performance characteristics are given in terms of an intelligibility test score and in terms of time and frequency responses measured on a production system developed for NASA Goddard Space Flight Center. Implementation details of the encoder and decoder algorithms are given in terms of the circuit logic used to implement them.

Auger, R. L.↗
NASA NTRS1991

Programmable digital modem

The design of the Programmable Digital Modem (PDM) is outlined. The PDM will be capable of operating with numerous modulation techniques including: 2-, 4-, 8- and 16-ary phase shift keying (PSK), minimum shift keying (MSK), and 16-ary quadrature amplitude modulation (QAM), with spectral occupancy from 1.2x to 2x the data symbol rate. It will also be programmable for transmission rates ranging from 2.34 to 300 Mbit/s, where the maximum symbol rate is 75 Msymbol/s. Furthermore, these parameters will be executable in independent burst, dependent burst, or continuous mode. In dependent burst mode the carrier and clock oscillator sources are common from burst to burst. To achieve as broad a set of requirements as these, it is clear that the essential signal processing must be digital. In addition, to avoid hardware changes when the operational parameters are changed, a fixed interface to an analog intermediate frequency (IF) is necessary for transmission; and, common system level architectures are necessary for the modulator and demodulator. Lastly, to minimize size and power, as much of the design as possible will be implemented with application specific integrated circuit (ASIC) chips.

Poklemba, John J.↗
NASA NTRS2009

Miniature Six-Axis Load Sensor for Robotic Fingertip

A miniature load sensor has been developed as a prototype of tactile sensors that could fit within fingertips of anthropomorphic robot hands. The sensor includes a force-and-torque transducer in the form of a spring instrumented with at least six semiconductor strain gauges. The strain-gauge wires are secured to one side of an interface circuit board mounted at the base of the spring. This board protects the strain-gauge wires from damage that could otherwise occur as a result of finger motions. On the opposite side of the interface board, cables routed along the neutral axis of the finger route the strain-gauge output voltages to an analog-to-digital converter (A/D) board. The A/D board is mounted as close as possible to the strain gauges to minimize electromagnetic noise and other interference effects. The outputs of the A/D board are fed to a controller, wherein, by means of a predetermined calibration matrix, the digitized strain-gauge output voltages are converted to three vector components of force and three of torque exerted by or on the fingertip.

Diftler, Myron A.↗
NASA NTRS1991

Design of lightning protection for a full-authority digital engine control

The steps and procedures are described which are necessary to achieve a successful lightning-protection design for a state-of-the-art Full-Authority Digital Engine Control (FADEC) system. The engine and control systems used as examples are fictional, but the design and verification methods are real. Topics discussed include: applicable airworthiness regulation, selection of equipment transient design and control levels for the engine/airframe and intra-engine segments of the system, the use of cable shields, terminal-protection devices and filter circuits in hardware protection design, and software approaches to minimize upset potential. Shield terminations, grounding, and bonding are also discussed, as are the important elements of certification and test plans, and the role of tests and analyses. Also included are examples of multiple-stroke and multiple-burst testing. A review of design pitfalls and challenges, and status of applicable test standards such as RTCA DO-160, Section 22, are presented.

Dargi, M.↗
NASA NTRS1991

Low cost high efficiency GaAs monolithic RF module for SARSAT distress beacons

Low cost high performance (5 Watts output) 406 MHz beacons are urgently needed to realize the maximum utilization of the Search and Rescue Satellite-Aided Tracking (SARSAT) system spearheaded in the U.S. by NASA. Although current technology can produce beacons meeting the output power requirement, power consumption is high due to the low efficiency of available transmitters. Field performance is currently unsatisfactory due to the lack of safe and reliable high density batteries capable of operation at -40 C. Low cost production is also a crucial but elusive requirement for the ultimate wide scale utilization of this system. Microwave Monolithics Incorporated (MMInc.) has proposed to make both the technical and cost goals for the SARSAT beacon attainable by developing a monolithic GaAs chip set for the RF module. This chip set consists of a high efficiency power amplifier and a bi-phase modulator. In addition to implementing the RF module in Monolithic Microwave Integrated Circuit (MMIC) form to minimize ultimate production costs, the power amplifier has a power-added efficiency nearly twice that attained with current commercial technology. A distress beacon built using this RF module chip set will be significantly smaller in size and lighter in weight due to a smaller battery requirement, since the 406 MHz signal source and the digital controller have far lower power consumption compared to the 5 watt power amplifier. All the program tasks have been successfully completed. The GaAs MMIC RF module chip set has been designed to be compatible with the present 406 MHz signal source and digital controller. A complete high performance low cost SARSAT beacon can be realized with only additional minor iteration and systems integration.

Petersen, W. C.↗
NASA NTRS1994

Hardware description languages

Hardware description languages are special purpose programming languages. They are primarily used to specify the behavior of digital systems and are rapidly replacing traditional digital system design techniques. This is because they allow the designer to concentrate on how the system should operate rather than on implementation details. Hardware description languages allow a digital system to be described with a wide range of abstraction, and they support top down design techniques. A key feature of any hardware description language environment is its ability to simulate the modeled system. The two most important hardware description languages are Verilog and VHDL. Verilog has been the dominant language for the design of application specific integrated circuits (ASIC's). However, VHDL is rapidly gaining in popularity.

Tucker, Jerry H.↗
NASA NTRS1998

FPGA Based Reconfigurable ATM Switch Test Bed

Various issues associated with "FPGA Based Reconfigurable ATM Switch Test Bed" are presented in viewgraph form. Specific topics include: 1) Network performance evaluation; 2) traditional approaches; 3) software simulation; 4) hardware emulation; 5) test bed highlights; 6) design environment; 7) test bed architecture; 8) abstract sheared-memory switch; 9) detailed switch diagram; 10) traffic generator; 11) data collection circuit and user interface; 12) initial results; and 13) the following conclusions: Advances in FPGA make hardware emulation feasible for performance evaluation, hardware emulation can provide several orders of magnitude speed-up over software simulation; due to the complexity of hardware synthesis process, development in emulation is much more difficult than simulation and requires knowledge in both networks and digital design.

Chu, Pong P.↗
NASA NTRS2010

NASA Tech Briefs, October 2010

Topics covered include: Hybrid Architecture Active Wavefront Sensing and Control; Carbon-Nanotube-Based Chemical Gas Sensor; Aerogel-Positronium Technology for the Detection of Small Quantities of Organic and/or Toxic Materials; Graphene-Based Reversible Nano-Switch/Sensor Schottky Diode; Inductive Non-Contact Position Sensor; High-Temperature Surface-Acoustic-Wave Transducer; Grid-Sphere Electrodes for Contact with Ionospheric Plasma; Enabling IP Header Compression in COTS Routers via Frame Relay on a Simplex Link; Ka-Band SiGe Receiver Front-End MMIC for Transponder Applications; Robust Optimization Design Algorithm for High-Frequency TWTs; Optimal and Local Connectivity Between Neuron and Synapse Array in the Quantum Dot/Silicon Brain; Method and Circuit for In-Situ Health Monitoring of Solar Cells in Space; BGen: A UML Behavior Network Generator Tool; Platform for Post-Processing Waveform-Based NDE; Electrochemical Hydrogen Peroxide Generator; Fabrication of Single, Vertically Aligned Carbon Nanotubes in 3D Nanoscale Architectures; Process to Create High-Fidelity Lunar Dust Simulants; Lithium-Ion Electrolytes Containing Phosphorous-Based, Flame-Retardant Additives; InGaP Heterojunction Barrier Solar Cells; Straight-Pore Microfilter with Efficient Regeneration; Determining Shear Stress Distribution in a Laminate; Self-Adjusting Liquid Injectors for Combustors; Handling Qualities Prediction of an F-16XL-Based Reduced Sonic Boom Aircraft; Tele-Robotic ATHLETE Controller for Kinematics - TRACK; Three-Wheel Brush-Wheel Sampler; Heterodyne Interferometer Angle Metrology; Aligning Astronomical Telescopes via Identification of Stars; Generation of Optical Combs in a WGM Resonator from a Bichromatic Pump; Large-Format AlGaN PIN Photodiode Arrays for UV Images; Fiber-Coupled Planar Light-Wave Circuit for Seed Laser Control in High Spectral Resolution Lidar Systems; On Calculating the Zero-Gravity Surface Figure of a Mirror; Optical Modification of Casimir Forces for Improved Function of Micro- and Nano-Scale Devices; Analysis, Simulation, and Verification of Knowledge-Based, Rule-Based, and Expert Systems; Core and Off-Core Processes in Systems Engineering; Digital Reconstruction Supporting Investigation of Mishaps; and Template Matching Approach to Signal Prediction.

Source record↗