Engineering Papers⌕ Search

SEARCH · Engineering Papers

Results for “Memory device”

Search indexed NASA NTRS and DOE OSTI research on propulsion, heat transfer, battery materials and energy systems. Follow report and document links to the original sources.

Quote a phrase for an exact phrase match. Source license links do not imply unrestricted reuse.

At least 847 records · Page 47
All sourcesNASA NTRSDOE OSTI
DOE OSTI2022

Total-Ionizing-Dose Effects on Read Noise of MLC 3-D NAND Memories T

This paper analyzes the total ionizing dose (TID) effects on noise characteristics of commercial multi-level-cell (MLC) 3-D NAND memory technology during the read operation. Additionally, the chips were exposed to a Co-60 gamma-ray source for up to 100 krad(Si) of TID. We find that the number of noisy cells in the irradiated chip increases with TID. Bit-flip noise was more dominant for cells in an erased state during irradiation compared to programmed cells.

3-D NAND Flash↗
DOE OSTI2021

O3BNN-R: An Out-Of-Order Architecture for High-Performance and Regularized BNN Inference

Binarized Neural Networks (BNN) have drawn tremendous attention due to significantly reduced computational complexity and memory demand. They have especially shown great potential in cost- and power-restricted domains, such as IoT and smart edge-devices, where reaching a certain accuracy bar is often sufficient, and real-time is highly desired.In this work, we demonstrate that the highly-condensed BNN model can be shrunk significantly further by dynamically pruning irregular redundant edges. Based on two new observations on BNN-specific properties, an out-of-order (OoO) architecture – O3BNN-R, can curtail edge evaluation in cases where the binary output of a neuron can be determined early. Similar to Instruction-Level-Parallelism(ILP), these fine-grained, irregular, runtime pruning opportunities are traditionally presumed to be difficult to exploit. In order to increase the pruning opportunities, we also optimize the training process by adding 2 regularization items in the loss function (1) for pooling pruning and (2) for threshold pruning. We evaluate our design on an FPGA platform using three well-known networks, including VggNet-16, AlexNet for ImageNet, and a VGG-like network for Cifar-10.

Geng, Tong↗
NASA NTRS1966

System monitors discrete computer inputs

Computer system monitors inputs from checkout devices. The comparing, addressing, and controlling functions are performed in the I/O unit. This leaves the computer main frame free to handle memory, access priority, and interrupt instructions.

Burns, J. J.↗
NASA NTRS1990

A new method for using Cf-252 in SEU testing

A system using Cf-252 and associated nuclear instrumentation has determined the single-event upset (SEU) cross section versus linear energy transfer (LET) curve for several 2K x 8 static random access memories (SRAMs). The Cf-252 fission fragments pass through a thin-film organic scintillator detector (TFD) on the way to the device under test (DUT). The TFD provides energy information for each transiting fragment. Data analysis provides the energy of the individual ion responsible for each SEU; thus, separate upset cross sections can be developed for different energy and mass regions of the californium spectrum. This californium-based device is quite small and fits onto a bench top. It provides a convenient and inexpensive supplement or alternative to accelerator and high-altitude/space SEU testing.

Costantine, A.↗
NASA NTRS1994

A Third Arm for the Surgeon

In laparoscopic surgery, tiny incisions are made in the patient's body and a laparoscope (an optical tube with a camera at the end) is inserted. The camera's image is projected onto two video screens, whose views guide the surgeon through the procedure. AESOP, a medical robot developed by Computer Motion, Inc. with NASA assistance, eliminates the need for a human assistant to operate the camera. The surgeon uses a foot pedal control to move the device, allowing him to use both hands during the surgery. Miscommunication is avoided; AESOP's movement is smooth and steady, and the memory vision is invaluable. Operations can be completed more quickly, and the patient spends less time under anesthesia. AESOP has been approved by the FDA.

Source record↗
NASA NTRS1994

Computer driven optical keratometer and method of evaluating the shape of the cornea

An apparatus and method for measuring the shape of the cornea utilize only one reticle to generate a pattern of rings projected onto the surface of a subject's eye. The reflected pattern is focused onto an imaging device such as a video camera and a computer compares the reflected pattern with a reference pattern stored in the computer's memory. The differences between the reflected and stored patterns are used to calculate the deformation of the cornea which may be useful for pre-and post-operative evaluation of the eye by surgeons.

Baroth, Edmund C.↗
NASA NTRS2016

Heavy Ion Irradiation Fluence Dependence for Single-Event Upsets in a NAND Flash Memory

We investigated the single-event effect (SEE) susceptibility of the Micron 16 nm NAND flash, and found that the single-event upset (SEU) cross section varied inversely with cumulative fluence. We attribute the effect to the variable upset sensitivities of the memory cells. Furthermore, the effect impacts only single cell upsets in general. The rate of multiple-bit upsets remained relatively constant with fluence. The current test standards and procedures assume that SEU follow a Poisson process and do not take into account the variability in the error rate with fluence. Therefore, traditional SEE testing techniques may underestimate the on-orbit event rate for a device with variable upset sensitivity.

NAND flash memory↗
DOE OSTI2026

MIND-MAC: Multi-Level In-memory Quasi Non-Destructive MAC Operation in Compact 2T-nC FeRAM for Efficient DNN Accelerator

We present MIND-MAC, a compact 2T-nC FeRAM architecture that performs multi-level, quasi-non-destructive in-memory multiply–accumulate (MAC) for deep neural networks. By exploiting voltage-controlled partial domain switching in MFM capacitors and read-transistor amplification, the cell stores multi-bit weights and gates bit-serial inputs to produce an accumulated current on shared lines. We combine TCAD-extracted parasitics with experimentally calibrated ferroelectric models in SPICE to validate device-/circuit-level behavior, and validate multi-level sensing and QNRO with measurements on a fabricated 2T-3C test vehicle. An analytical system model maps MIND-MAC to a 6-GB main-memory in-memory compute (IMC) architecture and benchmarks VGG13 inference in 61.08 ms at 964.99 mJ. Results indicate high density, reduced rewrite overhead, and energy efficiency, positioning 2T-nC FeRAM as a promising IMC candidate for next-generation AI hardware.

36 MATERIALS SCIENCE↗
NASA NTRS2003

Endurance cycling results in extreme environments

A new test bed for life testing flash memories in extreme environments is introducted. the test bed is based on a state-of-the-art development board. Since space applications often desire state-of-the-art devices, such a basis seems appropriate. Comparison of this tester to other such systems, including those with data presented here in the past is made. Limitations of different testers for varying applications are discussed. Recently developed data, using this test bed is also presented.

microelectronics↗
NASA NTRS2016

Heavy Ion Irradiation Fluence Dependence for Single-Event Upsets of NAND Flash Memory

We investigated the single-event effect (SEE) susceptibility of the Micron 16 nm NAND flash, and found the single-event upset (SEU) cross section varied inversely with fluence. The SEU cross section decreased with increasing fluence. We attribute the effect to the variable upset sensitivities of the memory cells. The current test standards and procedures assume that SEU follow a Poisson process and do not take into account the variability in the error rate with fluence. Therefore, heavy ion irradiation of devices with variable upset sensitivity distribution using typical fluence levels may underestimate the cross section and on-orbit event rate.

Single Event Effects (SEE)↗
NASA NTRS1991

New dynamic FET logic and serial memory circuits for VLSI GaAs technology

The complexity of GaAs field effect transistor (FET) very large scale integration (VLSI) circuits is limited by the maximum power dissipation while the uniformity of the device parameters determines the functional yield. In this work, digital GaAs FET circuits are presented that eliminate the DC power dissipation and reduce the area to 50% of that of the conventional static circuits. Its larger tolerance to device parameter variations results in higher functional yield.

Eldin, A. G.↗
DOE OSTI2020

Method and apparatus for scheduling in a non-uniform compute device

A data processing apparatus, and method of operation thereof, for executing instructions. The apparatus includes one or more host processors, each having a first processing unit, and a multi-level memory system. One or more levels of the memory system are tightly coupled to a corresponding second processing unit. At least one of the host processors includes an instruction scheduler that routes instructions selectively to at least one of the first and second processing units, dependent upon the availability of the processing units and the location, within the memory system, of data to be used when executing the instructions.

97 MATHEMATICS AND COMPUTING↗
DOE OSTI2020

Quantum electronics and optics at the interface of solid neon and superfluid helium

Here, we predict a new quantum electronic structure at the interface between two condensed phases of noble-gas elements: solid neon and superfluid helium. An excess electron injected onto this interface self-confines its wavefunction into a nanometric dome structure. Its size varies with pressure and optical transitions cover a broad mid-infrared spectrum. A collection of such electrons can form a classical Wigner crystal resembling a quantum-dot array on a triangular lattice. Under ultrafast laser illumination, this Wigner crystal can exhibit the quantum optical phenomenon of superradiance in the picosecond time scale. The ultralong spin-coherence time and micron-scale deterministic configurability allow the electrons in this system to serve as quantum information carriers. Their spin states can be controlled and readout by on-chip single-electron devices.

71 CLASSICAL AND QUANTUM MECHANICS, GENERAL PHYSIC↗
NASA NTRS2024

Infrascope: Full-Spectrum Phonocardiography With Automated Signal Analysis Report

Physicians have used the stethoscope to listen to heart sounds for over 150 years. During this time the stethoscope has remained nearly unchanged. While the device is inexpensive, simple and easy to use, it has shortcomings as a diagnostic tool. It is dependent on human hearing to detect the complex sounds made by the heart, and human memory to analyze them. There also has been a significant decline in the use of stethoscope, at least in part because of the availability of technologies such as the echocardiogram, which can provide imaging and blood flow through the heart chambers. However, echocardiography can be complex, costly and time consuming and requires the need for a specialist, all of which delay the diagnosis and increase the cost of patient evaluation. Even with the availability of echocardiogram devices such as the handheld pocket ultrasound, diagnosing heart problems can still be difficult. The Infrascope is a new device that resembles a traditional stethoscope and is simple to use. In addition, the Infrascope offers greater sensitivity and a wider range of frequencies heard by the human ear, <20Hz than a traditional stethoscope can detect. Through automated analysis of the full spectrum of heart sounds, it has the potential to improve diagnostic accuracy while reducing the need for referrals, allowing primary care physicians to practice better medicine at the bedside.

Infrasounds↗
NASA NTRS1974

Design, processing, and testing of LSI arrays for space station

At wafer probe, units of the TA6567 circuit, a beam leaded COS/MOS/SOS 256-bit RAM, were demonstrated to be functionally perfect. An aluminum gate current-sense version and a silicon-gate voltage-sense version of this memory were developed. Initial base line data for the beam lead SOS process using the TA5388 circuit show the stability of the dc device characteristics through the beam lead processing.

Schneider, W. C.↗
NASA NTRS2004

Deployment Mechanism for the Space Technology 5 Micro Satellite

Space Technology 5 (ST5) is a technology mission that will send three spin-stabilized, 25-kg satellites into a highly elliptical Earth orbit. Each of these satellites must be deployed separately from the same launch vehicle with a spin rate of 3.4 rads (32.4 rpm). Because of the satellite's small size and the requirement to achieve its mission spin rate on deploy, typical spin table, pyrotechnic deployment devices or spin up thrusters could not be used. Instead, this new mechanism design employs a "Frisbee" spin up strategy with a shape memory alloy actuated Pinpuller to deploy each satellite. The mechanism has undergone several design and test iterations and has been successfully qualified for flight.

Rossoni, Peter↗
NASA NTRS2004

Deployment Mechanism for the Space Technology 5 Micro Satellite

Space Technology 5 (ST5) is a technology mission that will send three spin-stabilized, 25-kg satellites into a highly elliptical Earth orbit. Each of these satellites must be deployed separately from the same launch vehicle with a spin rate of 3.4 rad/s (32.4 rpm). Because of the satellite's small size and the requirement to achieve its mission spin rate on deploy, typical spin table, pyrotechnic deployment devices or spin up thrusters could not be used. Instead, this new mechanism design employs a 'Frisbee' spin up strategy with a shape memory alloy actuated Pinpuller to deploy each satellite. The mechanism has undergone several design and test iterations and has been successfully qualified for flight.

Rossoni, Peter↗
NASA NTRS2012

Initial SEE Testing of Maestro

We have reported on initial SEE sensitivity of the full 49-core Maestro device. Supporting the low-level structures and qualitative system observation goals of phase 1 of testing. Observed sensitivities found to be consistent with Boeing predictions. Highlighted by the L1 data cache sensitivity which drives the rates on the current Maestro device. Presented details to the hardware and software setups that show where the limitations - highlighting future work. Key future work includes testing with memory and IO ports.

cache sensitivity↗