Engineering Papers⌕ Search

SEARCH · Engineering Papers

Results for “HARDWARE”

Search indexed NASA NTRS and DOE OSTI research on propulsion, heat transfer, battery materials and energy systems. Follow report and document links to the original sources.

Quote a phrase for an exact phrase match. Source license links do not imply unrestricted reuse.

At least 811 records · Page 45

ULTRAFAST HIGH-VOLTAGE KICKER SYSTEM HARDWARE FOR ION CLEARING GAPS

Ionization scattering of electron beams with residual gas molecules causes ion trapping in electron rings, both in a collider and electron cooling system. These trapped ions may cause emittance growth, tune shift, halo formation, and coherent coupled bunch instabilities. To clear the ions and prevent them from accumulating turn after turn, the gaps in a temporal structure of the beam are used. Typi- cally, the gap in the bunch train has a length of a few per- cent of the ring circumference. In those regions, the extrac- tion electrodes with high pulsed voltages are introduced. In this paper, we present the design consideration and initial test results of the high-voltage pulsed kicker hardware that includes vacuum device and pulsed voltage driver, capable of achieving over 3 kV of deflecting voltage amplitude, rise and fall times of less than 10 ns, 100 ns flat-top duration at 1.4 MHz repetition rate.

Smirnov, A.↗

Hardware-Control: Instrument control and automation package

Conducting experimental research often relies on the control of laboratory instruments to, for example, control power supplies, move stages, and measure data. Tasks, such as data logging or parameter scans, often need to be automated. Being able to easily create a user interface to the hardware and to be able to reuse code is highly desirable.

97 MATHEMATICS AND COMPUTING↗

Hardware authentication using transmission spectra modified optical fiber.

The ability to authenticate the source and integrity of data is critical to the monitoring and inspection of special nuclear materials, including hardware related to weapons production. Current methods rely on electronic encryption/authentication codes housed in monitoring devices. This always invites the question of implementation and protection of authentication information in an electronic component necessitating EMI shielding, possibly an on board power source to maintain the information in memory. By using atomic layer deposition techniques (ALD) on photonic band gap (PBG) optical fibers we will explore the potential to randomly manipulate the output spectrum and intensity of an input light source. This randomization could produce unique signatures authenticating devices with the potential to authenticate data. An external light source projected through the fiber with a spectrometer at the exit would 'read' the unique signature. No internal power or computational resources would be required.

46 INSTRUMENTATION RELATED TO NUCLEAR SCIENCE AND ↗

What Scientific Applications can Benefit from Hardware Transactional Memory?

Achieving efficient and correct synchronization of multiple threads is a difficult and error-prone task at small scale and, as we march towards extreme scale computing, will be even more challenging when the resulting application is supposed to utilize millions of cores efficiently. Transactional Memory (TM) is a promising technique to ease the burden on the programmer, but only recently has become available on commercial hardware in the new Blue Gene/Q system and hence the real benefit for realistic applications has not been studied, yet. This paper presents the first performance results of TM embedded into OpenMP on a prototype system of BG/Q and characterizes code properties that will likely lead to benefits when augmented with TM primitives. We first, study the influence of thread count, environment variables and memory layout on TM performance and identify code properties that will yield performance gains with TM. Second, we evaluate the combination of OpenMP with multiple synchronization primitives on top of MPI to determine suitable task to thread ratios per node. Finally, we condense our findings into a set of best practices. These are applied to a Monte Carlo Benchmark and a Smoothed Particle Hydrodynamics method. In both cases an optimized TM version, executed with 64 threads on one node, outperforms a simple TM implementation. MCB with optimized TM yields a speedup of 27.45 over baseline.

97 MATHEMATICS AND COMPUTING↗

Level-2 Milestone 4470: Early Users on Unclassified Sequoia Hardware

This report documents the delivery and installation of Sequoia and that early users have successfully run codes on the Sequoia machine as part of the requirements for ASC L2 Milestone 4470: Early Users on the Unclassified Sequoia Hardware, due September 30, 2012. The full text of the milestone is included in Attachment 1.

97 MATHEMATICS AND COMPUTING↗

Benchmarking Non-Hardware Balance-of-System (Soft) Costs for U.S. Photovoltaic Systems, Using a Bottom-Up Approach and Installer Survey – Second Edition

This report presents results from the second U.S. Department of Energy (DOE) sponsored, bottom-up data-collection and analysis of non-hardware balance-of-system costs -- often referred to as 'business process' or 'soft' costs -- for U.S. residential and commercial photovoltaic (PV) systems. In service to DOE's SunShot Initiative, annual expenditure and labor-hour-productivity data are analyzed to benchmark 2012 soft costs related to (1) customer acquisition and system design (2) permitting, inspection, and interconnection (PII). We also include an in-depth analysis of costs related to financing, overhead, and profit. Soft costs are both a major challenge and a major opportunity for reducing PV system prices and stimulating SunShot-level PV deployment in the United States. The data and analysis in this series of benchmarking reports are a step toward the more detailed understanding of PV soft costs required to track and accelerate these price reductions.

14 SOLAR ENERGY↗

Hardware Recommendations for Data Transfer Nodes

These recommendations are in regards to the LLNL Data Transfer Nodes (DTNs), which are used to transfer Climate Storage System (CSS) data between nodes of the ESGF grid. The hardware specifications listed are to be considered a base configuration for a node and can be enhanced in a variety of ways to suit a particular site.

54 ENVIRONMENTAL SCIENCES↗

FY16 ISCP Nuclear Counting Facility Hardware Expansion Summary

Hardware expansion and detector calibrations were the focus of FY 16 ISCP efforts in the Nuclear Counting Facility. Work focused on four main objectives: 1) Installation, calibration, and validation of 4 additional HPGe gamma spectrometry systems; including two Low Energy Photon Spectrometers (LEPS). 2) Re-Calibration and validation of 3 previously installed gamma-ray detectors, 3) Integration of the new systems into the NCF IT infrastructure, and 4) QA/QC and maintenance of current detector systems.

46 INSTRUMENTATION RELATED TO NUCLEAR SCIENCE AND ↗

BLACKCOMB2: Hardware-software co-design for non-volatile memory in exascale systems

This work was part of a larger project, Blackcomb2, centered at Oak Ridge National Labs (Jeff Vetter PI) to investigate the opportunities for replacing or supplementing DRAM main memory with nonvolatile memory (NVmemory) in Exascale memory systems. The goal was to reduce the energy consumed by in future supercomputer memory systems and to improve their resiliency. Building on the accomplishments of the original Blackcomb Project, funded in 2010, the goal for Blackcomb2 was to identify, evaluate, and optimize the most promising emerging memory technologies, architecture hardware and software technologies, which are essential to provide the necessary memory capacity, performance, resilience, and energy efficiency in Exascale systems. Capacity and energy are the key drivers.

97 MATHEMATICS AND COMPUTING↗

New Single Piece Blast Hardware design

W, Q and PF engineers and machinists designed and fabricated, on the new Mazak i300, the first Single Piece Blast Hardware (unclassified design shown) reducing fabrication and inspection time by over 50%. The first DU Single Piece is completed and will be used for Hydro Test 3680. Past hydro tests used a twopiece assembly due to a lack of equipment capable of machining the complex saddle shape in a single piece. The i300 provides turning and milling 5-axis machining on one machine. The milling head on the i300 can machine past 90 relative to the spindle axis. This makes it possible to machine the complex saddle surface on a single piece. Going to a single piece eliminates tolerance problems, such as tilting and eccentricity, that typically occurred when assembling the two pieces together

42 ENGINEERING↗

The Hardware of Smaller Clusters

Chris Saunders and three technologists are in high demand from Sandia's deep learning teams, and they're kept busy by building new clusters of computer nodes for researchers who need the power of supercomputing on a smaller scale. Sandia researchers working on Laboratory Directed Research & Development (LDRD) projects, or innovative ideas for solutions on short timeframes, formulate new ideas on old themes and frequently rely on smaller cluster machines to help solve problems before introducing their code to larger HPC resources. These research teams need an agile hardware and software environment where nascent ideas can be tested and cultivated on a smaller scale. Saunders and his team at Sandia's Science and Engineering Computing Environments are successfully enabling this research by creating pipelines for emerging code—from Cloud, to containers, to virtual machines—that build the right environment quickly to help teams solve their problems in a matter of days rather than months. While the larger HPC sources are available, it's these smaller clusters that can rapidly build a foundation for teams to build on for later development on larger systems.

97 MATHEMATICS AND COMPUTING↗

Blackcomb2: Hardware-Software Co-design for Nonvolatile Memory in Exascale Systems

The impending shift from DRAM and Flash to fast nonvolatile memory (NVM) provides a game-changing opportunity to rethink traditional system architectures; to address their energy inefficiencies; to leverage the new devices for greater performance; and to exploit the new capability of nonvolatility to enhance system resilience, even in the face of larger system scale and degraded reliability of components. Building on the accomplishments of the Blackcomb Project, funded in 2010, we propose to identify, evaluate, and optimize the most promising NVM hardware and software technologies, which are essential to provide the necessary memory capacity, performance, resilience, and energy efficiency in exascale systems. Capacity and energy are the key drivers. Today's pressing application requirements mandate exascale computing; the datasets and concurrency of these applications demand memory capacity that cannot be met by traditional memory technologies. Although charge-based DRAM will endure, experts foresee only modest DRAM capacity gains. And, as moving data between levels of the hierarchy, and storing and accessing data on disk consumes significant energy, a more energy efficient solution is required. We, therefore, posit that exascale systems will need high density, energy-efficient storage technologies, such as nonvolatile memory for access, transformation, and management of exascale data. To address these issues, in this renewal request, we propose continue the work of our vertically- integrated, focussed team, where our co-design is informed by proxies and interactions with DOE co-design centers. In software, we start by assuming that nonvolatility requires new abstractions and new infrastructure, allowing persistent objects, and delivering performance gains for _le systems and robustness through fast checkpointing. In architecture, we evaluate the tradeoffs of performance and energy by employing a scalable and accurate simulation system to analyze realistic proxy applications. Through this co-design process, we rethink the whole memory architecture, from the cell to the array to the device, with ECC, wearout management, and interfaces. Finally, we provide open-source software models of these NVM-based memory systems.

97 MATHEMATICS AND COMPUTING↗

Modeling and Simulation - Introducing hardware-in-the-loop capabilities to the Human Systems Simulation Laboratory

The DOE Office of Nuclear Energy (DOE-NE) cybersecurity program would like to expand the use of the Human Systems Simulation Laboratory to include capabilities for cybersecurity research and development. Specifically, the introduction of hardware-in-the-loop (HITL) simulation of nuclear power plant architecture into the HSSL will enable researchers and nuclear utilities the ability to identify impacts generated by sophisticated hostile cyber adversaries to identify the consequences of simulated potential attack vectors, and to develop solutions for detecting or preventing these cyber attacks.

22 GENERAL STUDIES OF NUCLEAR REACTORS↗

Integration of Dynamic Simulation for Infrastructure and Full Hardware Testing Capability into SCEPTRE

Sandia National Laboratories has an existing capability for hybrid control systems testing called SCEPTRE. This article proposes an architecture to add dynamic simulation capability for the underlying physical process (e.g. the power grid). Dynamic simulation for SCEPTRE will enable very accurate simulation, and allow the full integration of analog control systems hardware.

24 POWER TRANSMISSION AND DISTRIBUTION↗

Description and Analysis of the Hardware Safety Systems for the DOE/SNL SWiFT Wind Turbines

This report covers the design and analysis of the hardware safety systems of the DOE/SNL Scaled Wind Farm Technology facility wind turbines. An analysis of the stopping capability of the turbines in multiple scenarios is presented. Included are calculations of braking torque, simulations of high wind speed emergency stops including multiple fault scenarios, and comparisons of predicted turbine performance to the relevant design standards.

17 WIND ENERGY↗

Hardware Evaluation: Abstract Machine Models and Proxy Architectures for Exascale Computing

The strategic and economic impacts of high performance computing (HPC) systems, over the last several decades, have enabled dramatic improvements in manufacturing, design, development, and research, across almost every sector of the U.S. economy, including genetic analysis for agriculture and medicine, oil exploration, electronics, aircraft, and automotive design, and of course national defense technologies. HPC has repeatedly compounded reductions in time-to-solution and time-to-market in each of these areas. In recognition of these strategic and economic impacts, the Department of Energy (DOE) created the Exascale Computing Project (ECP) as a broad-based technology project focusing on simultaneously co-evolving high-performance computing architecture, system software, and application software. While many details of the exascale architectures are undefined, communicating the form and direction of this co-evolution of advances, in each of these three components, across the project, presents a need for a common language through which these advances can be shared. In this document we present a series of abstract representations designed to allow application developers to focus on the aspects of the machine that are important or relevant to performance and code structure. These abstract machine models (AMMs) describe the proposed architectures at the component and system level and are intended as communication aids between application developers and hardware architects during the co-design process. In addition to providing a common language for communication, the constraints of protecting the intellectual property of ECP’s vendor partners requires that the architectural advances be presented in an abstract sense, rather than exposing the specifics of an individual vendor’s designs, while still providing enough detail such that application developers will be able to reason about the performance trade-offs in the design space of their applications.

97 MATHEMATICS AND COMPUTING↗

The Hardware of Smaller Clusters (V.3.0)

Chris Saunders and three technologists are in high demand from Sandia’s deep learning teams, and they’re kept busy by building new clusters of computer nodes for researchers who need the power of supercomputing on a smaller scale. Sandia researchers working on Laboratory Directed Research & Development (LDRD) projects, or innovative ideas for solutions on short timeframes, formulate new ideas on old themes and frequently rely on smaller cluster machines to help solve problems before introducing their code to larger HPC resources. These research teams need an agile hardware and software environment where nascent ideas can be tested and cultivated on a smaller scale.

97 MATHEMATICS AND COMPUTING↗

Method Development for Measuring U Isotope Ratios by Laser Ablation MC-ICP-MS. Task 1: Hardware Setup

The aim of this project is to develop methodology to identify and analyze U and Pu containing particles using laser ablation MC-ICP-MS. The final methodology will ultimately be described in a detailed procedural document that will be shared with IAEA-NWAL laboratories. In this report, we describe the Task-1 deliverable; the setup and optimization of hardware required to perform U isotopic analyses by laser ablation MC-ICP-MS.

37 INORGANIC, ORGANIC, PHYSICAL, AND ANALYTICAL CH↗