Engineering Papers⌕ Search

SEARCH · Engineering Papers

Results for “silicon processing”

Search indexed NASA NTRS and DOE OSTI research on propulsion, heat transfer, battery materials and energy systems. Follow report and document links to the original sources.

Quote a phrase for an exact phrase match. Source license links do not imply unrestricted reuse.

At least 649 records · Page 36

Relationship of dislocation density of silicon to solar cell current loss at low temperature

Large decreases in short circuit current of silicon solar cells have been reported to occur as temperature is decreased below -60 C. Experimental results are presented which relate high dislocation density of the silicon bulk material of cells to the large current loss effect. Solar cells were made by the same processes from a variety of silicon materials, namely low-dislocation-density, high-dislocation-density float-zone, and Czochralski silicon. All cells were etched in a manner which revealed the dislocation density of the cell bulk silicon. It was found that every cell made from any of the various low-dislocation starting materials obtained from three suppliers still had a low-dislocation bulk after cell processing, and that all such cells belonged to category good. Cells made from float-zone materials showed high dislocation densities in their bulk and either fell into category poor, or had intermediate losses of short-circuit current at low temperature.

Mandelkorn, J.↗

Porous silicon carbide (SIC) semiconductor device

Porous silicon carbide is fabricated according to techniques which result in a significant portion of nanocrystallites within the material in a sub 10 nanometer regime. There is described techniques for passivating porous silicon carbide which result in the fabrication of optoelectronic devices which exhibit brighter blue luminescence and exhibit improved qualities. Based on certain of the techniques described porous silicon carbide is used as a sacrificial layer for the patterning of silicon carbide. Porous silicon carbide is then removed from the bulk substrate by oxidation and other methods. The techniques described employ a two-step process which is used to pattern bulk silicon carbide where selected areas of the wafer are then made porous and then the porous layer is subsequently removed. The process to form porous silicon carbide exhibits dopant selectivity and a two-step etching procedure is implemented for silicon carbide multilayers.

Shor, Joseph S.↗

Method of fabricating porous silicon carbide (SiC)

Porous silicon carbide is fabricated according to techniques which result in a significant portion of nanocrystallites within the material in a sub 10 nanometer regime. There is described techniques for passivating porous silicon carbide which result in the fabrication of optoelectronic devices which exhibit brighter blue luminescence and exhibit improved qualities. Based on certain of the techniques described porous silicon carbide is used as a sacrificial layer for the patterning of silicon carbide. Porous silicon carbide is then removed from the bulk substrate by oxidation and other methods. The techniques described employ a two-step process which is used to pattern bulk silicon carbide where selected areas of the wafer are then made porous and then the porous layer is subsequently removed. The process to form porous silicon carbide exhibits dopant selectivity and a two-step etching procedure is implemented for silicon carbide multilayers.

Shor, Joseph S.↗

Solar breeder: Energy payback time for silicon photovoltaic systems

The energy expenditures of the prevailing manufacturing technology of terrestrial photovoltaic cells and panels were evaluated, including silicon reduction, silicon refinement, crystal growth, cell processing and panel building. Energy expenditures include direct energy, indirect energy, and energy in the form of equipment and overhead expenses. Payback times were development using a conventional solar cell as a test vehicle which allows for the comparison of its energy generating capability with the energies expended during the production process. It was found that the energy payback time for a typical solar panel produced by the prevailing technology is 6.4 years. Furthermore, this value drops to 3.8 years under more favorable conditions. Moreover, since the major energy use reductions in terrestrial manufacturing have occurred in cell processing, this payback time directly illustrates the areas where major future energy reductions can be made -- silicon refinement, crystal growth, and panel building.

Lindmayer, J.↗

Engineering local strain for single-atom nuclear acoustic resonance in silicon

Mechanical strain plays a key role in the physics and operation of nanoscale semiconductor systems, including quantum dots and single-dopant devices. In this report we describe the design of a nanoelectronic device, where a single nuclear spin is coherently controlled via nuclear acoustic resonance (NAR) through the local application of dynamical strain. The strain drives spin transitions by modulating the nuclear quadrupole interaction. We adopt an AlN piezoelectric actuator compatible with standard silicon metal–oxide–semiconductor processing and optimize the device layout to maximize the NAR drive. We predict NAR Rabi frequencies of order 200 Hz for a single 123Sb nucleus in a wide region of the device. Spin transitions driven directly by electric fields are suppressed in the center of the device, allowing the observation of pure NAR. Using electric field gradient-elastic tensors calculated by the density-functional theory, we extend our predictions to other high-spin group-V donors in silicon and to the isoelectronic 73Ge atom.

71 CLASSICAL AND QUANTUM MECHANICS, GENERAL PHYSIC↗

Curved-Focal-Plane Arrays Using Deformed-Membrane Photodetectors

A versatile and simple approach to the design and fabrication of curved-focal-plane arrays of silicon-based photodetectors is being developed. This approach is an alternative to the one described in "Curved Focal-Plane Arrays Using Back- Illuminated High-Purity Photodetectors" (NPO-30566), NASA Tech Briefs, Vol. 27, No. 10 (October 2003), page 10a. As in the cited prior article, the basic idea is to improve the performance of an imaging instrument and simplify the optics needed to obtain a given level of performance by making an image sensor (in this case, an array of photodetectors) conform to a curved focal surface, instead of designing the optics to project an image onto a flat focal surface. There is biological precedent for curved-focal-surface designs: retinas - the image sensors in eyes - conform to the naturally curved focal surfaces of eye lenses. The present approach is applicable to both front-side- and back-side-illuminated, membrane photodetector arrays and is being demonstrated on charge-coupled devices (CCDs). The very-large scale integrated (VLSI) circuitry of such a CCD or other array is fabricated on the front side of a silicon substrate, then the CCD substrate is attached temporarily to a second substrate for mechanical support, then material is removed from the back to obtain the CCD membrane, which typically has a thickness between 10 and 20 m. In the case of a CCD designed to operate in back-surface illumination, delta doping can be performed after thinning to enhance the sensitivity. This approach is independent of the design and method of fabrication of the front-side VLSI circuitry and does not involve any processing of a curved silicon substrate. In this approach, a third substrate would be prepared by polishing one of its surfaces to a required focal-surface curvature. A CCD membrane fabricated as described above would be pressed against, deformed into conformity with, and bonded to, the curved surface. The technique used to press and bond the CCD membrane would depend on the nature of the supporting material (see figure). For example, if the third substrate were made of quartz frit, the substrate would be prepared by suffusing it with epoxy. Then one would take advantage of the porosity of the frit by applying a partial vacuum to the opposite surface of the frit, causing atmospheric pressure to push the CCD membrane against the curved surface. The curing of the epoxy would bond the CCD membrane to the curved surface. Alternatively, if the third substrate were made of a nonporous material, the curved substrate surface would be prepared by coating it with a wax or an uncured epoxy. The CCD membrane would be pressed against the coated, curved surface by use of a suitably pressurized balloon. The CCD membrane would then become bonded to the curved surface by curing of the epoxy or freezing of the wax.

Nikzad, Shouleh↗

Anisotropic tribological properties of silicon carbide

The effects of crystallographic orientation on the tribological properties of single-crystal silicon carbide surfaces in contact with various solids are investigated for adhesive and abrasive wear processes. In the adhesive wear process, the adhesion and wear of silicon carbide is found to be markedly dependent on crystallographic orientation. The force resisting shearing fracture of the adhesive bonds at the interface is lower in preferred crystallographic direction of slip. In the abrasive wear process, the 1 0 -1 0 direction on the basal plane of silicon carbide exhibits the lowest coefficient of friction and the greatest resistance to abrasion.

Miyoshi, K.↗

Influence of Tabula Rasa on Process- and Light-Induced Degradation of Solar Cells Fabricated From Czochralski Silicon

Monocrystalline Si solar cells are fabricated from Czochralski (Cz) Si, which contains 10 17 –10 18 cm -3 oxygen atoms. Cz Si undergoes degradation during high-temperature thermal processing steps, such as dopant diffusion to form the p - n junction. This degradation in the bulk minority carrier lifetime can be related to the formation of oxygen precipitates. We found that a high-temperature annealing process known as tabula rasa (TR) not only mitigates process-induced degradation via oxygen precipitate nuclei dissolution, but also modifies subsequent light-induced degradation. We report on the bulk carrier lifetime of n - and p -type Cz Si after TR, which homogenizes the interstitial oxygen in the bulk Si to its monoatomic form in either an N 2 or O 2 environment. A control sample, which was not subjected to a TR processing step, experienced severe process-induced degradation during a boron emitter thermal budget as oxygen precipitates were formed in the Si bulk. These precipitates could be imaged using photoluminescence. Additionally, samples that underwent a TR processing step prior to the boron emitter thermal budget show efficient gettering of metallic impurities compared to the control sample, which showed a decline in the implied open-circuit voltage after the gettering step. Furthermore, modification of the interstitial oxygen bonding by TR had a strong effect on the light-induced degradation kinetics. Instead of a typically observed monotonic decrease, minority carrier lifetime increases first, followed by a nonmonotonic decrease over a ~20 h period. Finally, we conclude that by modifying the interstitial oxygen bonding via TR pretreatment, p -type Cz Si wafers become substantially resistant to harsh solar cell processes and strongly modified light-induced degradation, which would open alternative ways to mitigate this degradation mechanism.

14 SOLAR ENERGY↗

Brazing process using'al-Si filler alloy reliably bonds aluminum parts

Brazing process employs an aluminum-silicon filler alloy for diffusion bonding of aluminum parts in a vacuum or inert gas atmosphere. This process is carried out at temperatures substantially below those required in conventional process and produces bonds of greater strength and reliability.

Beuyukian, C. S.↗

Carbon Nanotube Based Nano-Electro-Mechanical Systems (NEMS)

Carbon nanotubes (CNT) enable nanoelectromechanical systems (NEMS) because of their inherent nanostructure, intrinsic electric conductivity and mechanical resilience. The collaborative work between Stanford (experiment) and NASA Ames (theory and simulation) has made progress in two types of CNT based NEMS for nanoelectronics and sensor applications. The CNT tipped scanning probe microscopy (SPM) is a NEMS in which CNT tips are used for nanoscale probing, imaging and manipulating. It showed great improvement in probing surfaces and biological systems over conventional tips. We have recently applied it to write (lithography) and read (image) uniform SiO2 lines on large Si surface area at speed up to 0.5 mm per s. Preliminary work using approximately 10 nm multiwall nanotube tips produced approximately 10 nm structures and showed that the CNT tips didn't wear down when crashed as conventional tips often do. This presents a solution to the long standing tip-wear problem in SPM nanolithography. We have also explored potential of CNT tips in imaging DNA in water. Preliminary experiment using 10 nm CNT tips reached 5 nm resolution. The 1 nm nanolithography and 1 nm DNA imaging can be expected by using approximately 1 nm CNT tips. In contrast to CNT tipped SPM, we also fabricated CNT devices on silicon wafer in which CNTs connect patterned metallic lines on SiO2/Si by a simple chemical vapor deposition process. Using conventional lithography for silicon wafer, we have been able to obtain CNT based transistors and sensors. Investigations of the CNT NEMS as physical, biological and chemical sensors are in progress and will be discussed.

Han, Jie↗

Process for the production of ultrahigh purity silane with recycle from separation columns

Tri- and dichlorosilanes formed by hydrogenation in the course of the reaction of metallurgical silicon, hydrogen and recycle silicon tetrachloride are employed as feed into a separation column arrangement of sequential separation columns and redistribution reactors which processes the feed into ultrahigh purity silane and recycle silicon tetrachloride. A slip stream is removed from the bottom of two sequential columns and added to the recycle silicon tetrachloride process stream causing impurities in the slip streams to be subjected to reactions in the hydrogenation step whereby waste materials can be formed and readily separated.

Coleman, Larry M.↗

Highly selective Si 3 N 4 /SiO 2 etching using an NF 3 /N 2 /O 2 /H 2 remote plasma. II. Surface reaction mechanism

Developing processes for highly selective etching of silicon nitride (Si 3 N 4 ) with respect to silicon dioxide (SiO 2 ) is a major priority for semiconductor fabrication processing. In this paper and in Paper I [Volynets et al., J. Vac. Sci. Technol. A 38, 023007 (2020)], mechanisms are discussed for highly selective Si3N4 etching in a remote plasma based on experimental and theoretical investigations. The Si 3 N 4 /SiO 2 etch selectivity of up to 380 was experimentally produced using a remote plasma sustained in NF 3 /N 2 /O 2 /H 2 mixtures. A selectivity strongly depends on the flow rate of H 2 , an effect attributed to the formation of HF molecules in vibrationally excited states that accelerate etching reactions. Based on experimental measurements and zero-dimensional plasma simulations, an analytical etching model was developed for etch rates as a function of process parameters. Reaction rates and sticking coefficients were provided by quantum chemistry models and also fitted to the experimental results. Etch rates from the analytical model show good agreement with the experimental results and demonstrate why certain etchants accelerate or inhibit the etch process. In particular, the modeling shows the important role of HF molecules in the first vibrationally excited state [HF( v = 1)] in achieving high Si 3 N 4 /SiO 2 selectivity.

42 ENGINEERING↗

Recycling Silicon Bottom Cells from End-of-Life Perovskite–Silicon Tandem Solar Cells

Perovskite-silicon tandem cells have shown much higher efficiencies than the single junction cells, which promises further reduction of energy cost from photovoltaics. Due to the protection by perovskites, silicon subcells in perovskite-silicon tandem cells may last much longer than they are designed for single junction devices. Here we report recycling silicon bottom cells from end-of-life perovskite-silicon tandem solar cells which further reduce their cost and enhance the sustainability. We demonstrate that silicon bottom cells can be recycled from end-oflife tandem cells by thermal delamination and chemical cleaning processes. The optoelectronic properties of silicon bottom cells were shown largely unchanged at the end-of-life tandem cells. The tandem cells refurbished from recycled silicon bottom cells show comparable efficiencies with those fabricated from fresh ones.

14 SOLAR ENERGY↗

Low Cost Fabrication of Silicon Carbide Based Ceramics and Fiber Reinforced Composites

A low cost processing technique called reaction forming for the fabrication of near-net and complex shaped components of silicon carbide based ceramics and composites is presented. This process consists of the production of a microporous carbon preform and subsequent infiltration with liquid silicon or silicon-refractory metal alloys. The microporous preforms are made by the pyrolysis of a polymerized resin mixture with very good control of pore volume and pore size thereby yielding materials with tailorable microstructure and composition. Mechanical properties (elastic modulus, flexural strength, and fracture toughness) of reaction-formed silicon carbide ceramics are presented. This processing approach is suitable for various kinds of reinforcements such as whiskers, particulates, fibers (tows, weaves, and filaments), and 3-D architectures. This approach has also been used to fabricate continuous silicon carbide fiber reinforced ceramic composites (CFCC's) with silicon carbide based matrices. Strong and tough composites with tailorable matrix microstructure and composition have been obtained. Microstructure and thermomechanical properties of a silicon carbide (SCS-6) fiber reinforced reaction-formed silicon carbide matrix composites are discussed.

Singh, M.↗

DFF Layout Variations in CMOS SOI—Analysis of Hardening by Design Options

Four D flip-flop (DFF) layouts were created from the same schematic in Sandia National Laboratories’ CMOS7 silicon-on-insulator (SOI) process. Single-event upset (SEU) modeling and testing showed an improved response with the use of shallow (not fully bottomed) N-type metal-oxide-semiconductor field-effect transistors (NMOSFETs), extending the size of the drain implant and increasing the critical charge of the transmission gates in the circuit design and layout. This research also shows the importance of correctly modeling nodal capacitance, which is a major factor determining SEU critical charge. Accurate SEU models enable the understanding of the SEU vulnerabilities and how to make the design more robust.

42 ENGINEERING↗

Orientation-dependent etching of silicon by fluorine molecules: A quantum chemistry computational study

Anisotropic etching is a widely used process in semiconductor manufacturing, in particular, for micro- and nanoscale texturing of silicon surfaces for black silicon production. The typical process of plasma-assisted etching uses energetic ions to remove materials in the vertical direction, creating anisotropic etch profiles. Plasmaless anisotropic etching, considered here, is a less common process that does not use ions and plasma. The anisotropy is caused by the unequal etching rates of different crystal planes; the etching process, thus, proceeds in a preferred direction. In this paper, we have performed quantum chemistry modeling of gas-surface reactions involved in the etching of silicon surfaces by molecular fluorine. The results confirm that orientation-dependent etch rates are the reason for anisotropy. The modeling of F 2 dissociative chemisorption on F-terminated silicon surfaces shows that Si–Si bond breaking is slow for the Si(111) surface, while it is fast for Si(100) and Si(110) surfaces. Both Si(100) and Si(110) surfaces incorporate a larger number of fluorine atoms resulting in Si–Si bonds having a larger amount of positive charge, which lowers the reaction barrier of F 2 dissociative chemisorption, yielding a higher etch rate for Si(100) and Si(110) surfaces compared to Si(111) surfaces. Molecular dynamics modeling of the same reactions has shown that the chosen reactive bond order potential does not accurately reproduce the lower reaction barriers for F 2 dissociative chemisorption on Si(100) and Si(100) surfaces. Furthermore, reparameterization is necessary to model the anisotropic etching process that occurs at lower temperatures.

37 INORGANIC, ORGANIC, PHYSICAL, AND ANALYTICAL CH↗

Density functional theory-based surrogate kinetic models for heterogeneous reactions of hydrocarbon intermediates on silicon carbide

The increasing demand for high-performance materials in advanced technologies highlights the importance of achieving a fundamental understanding and potential control of silicon carbide (SiC) deposition processes. However, existing models often lack sufficient theoretical detail, relying heavily on empirical data and offering limited predictive capability. In particular, the complex surface chemistry governing SiC growth remains poorly understood. This study addresses these challenges by employing density functional theory (DFT) to investigate key heterogeneous reactions involving hydrocarbon intermediates on SiC surfaces, including dehydrogenation, hydrogenation, and carbon deposition. Transition state searches were conducted to identify reaction pathways and energy barriers. While first-principles calculations offer high accuracy, they are computationally intensive. To extend the utility of these first-principles results, vibrational analyses were performed using phonon-based statistical thermochemistry to compute temperature-dependent reaction rates which were used to develop Arrhenius-type surrogate kinetic models. Furthermore, the resulting framework provides a more rigorous, physically grounded basis for integrating atomistic insights into continuum-scale modeling, ultimately enabling improved prediction and optimization of SiC film growth in high-performance material systems.

Density Functional Theory↗

Void-free Copper Electrodeposition in High Aspect Ratio, Full Wafer Thickness Through-Silicon Vias with Endpoint Detection

High density interconnects are required for increased input/output for microelectronics applications, incentivizing the development of Cu electrochemical deposition (ECD) processes for high aspect ratio through-silicon vias (TSVs). This work outlines Cu ECD processes for 62.5 μ m diameter TSVs, etched into a 625 μ m thick silicon substrate, a 10:1 aspect ratio. Cu ECD in high aspect ratio features relies on a delicate balance of electrolyte composition, solution replenishment, and applied voltage. Implementing a CuSO 4 -H 2 SO 4 electrolyte, which contains suppressor and a low chloride concentration, allows for a tunable relationship between applied voltage and localized deposition in the vias. A stepped potential waveform was applied to move the Cu growth front from the bottom of the via to the top. Sample characterization was performed through mechanical cross-sections and X-ray computed tomography (CT) scans. The CT scans revealed small seam voids in the Cu electrodeposit, and process parameters were tuned accordingly to produce void-free Cu features. During the voltage-controlled experiments, measured current data showed a characteristic current minimum, which was identified as an endpoint detection method for Cu deposition in these vias. We believe this is the first report of this novel endpoint detection method for TSV filling.

42 ENGINEERING↗