Engineering Papers⌕ Search

SEARCH · Engineering Papers

Results for “hardware accelerators”

Search indexed NASA NTRS and DOE OSTI research on propulsion, heat transfer, battery materials and energy systems. Follow report and document links to the original sources.

Quote a phrase for an exact phrase match. Source license links do not imply unrestricted reuse.

At least 595 records · Page 33

Design and Prototyping of the 162.5 MHz PIP-II RF Reference-Line Station

The Proton Improvement Plan II (PIP-II) Reference Line distributes phase-stable radio-frequency signals so accelerating cavities transfer energy to the proton beam at the correct point in each RF cycle. The full system contains 162.5, 325, and 650 MHz sections; this project focuses on the 162.5 MHz station. Commercial filters, amplifiers, splitters, mixers, and hardware were assembled into a compact, serviceable heat-plate layout and tested to verify performance metrics at 162.5 MHz.

Subedi, Harsheet [Unlisted, US]↗

A transient FETI methodology for large-scale parallel implicit computations in structural mechanics, part 2

Explicit codes are often used to simulate the nonlinear dynamics of large-scale structural systems, even for low frequency response, because the storage and CPU requirements entailed by the repeated factorizations traditionally found in implicit codes rapidly overwhelm the available computing resources. With the advent of parallel processing, this trend is accelerating because explicit schemes are also easier to parallellize than implicit ones. However, the time step restriction imposed by the Courant stability condition on all explicit schemes cannot yet and perhaps will never be offset by the speed of parallel hardware. Therefore, it is essential to develop efficient and robust alternatives to direct methods that are also amenable to massively parallel processing because implicit codes using unconditionally stable time-integration algorithms are computationally more efficient than explicit codes when simulating low-frequency dynamics. Here we present a domain decomposition method for implicit schemes that requires significantly less storage than factorization algorithms, that is several times faster than other popular direct and iterative methods, that can be easily implemented on both shared and local memory parallel processors, and that is both computationally and communication-wise efficient. The proposed transient domain decomposition method is an extension of the method of Finite Element Tearing and Interconnecting (FETI) developed by Farhat and Roux for the solution of static problems. Serial and parallel performance results on the CRAY Y-MP/8 and the iPSC-860/128 systems are reported and analyzed for realistic structural dynamics problems. These results establish the superiority of the FETI method over both the serial/parallel conjugate gradient algorithm with diagonal scaling and the serial/parallel direct method, and contrast the computational power of the iPSC-860/128 parallel processor with that of the CRAY Y-MP/8 system.

Farhat, Charbel↗

A transient FETI methodology for large-scale parallel implicit computations in structural mechanics

Explicit codes are often used to simulate the nonlinear dynamics of large-scale structural systems, even for low frequency response, because the storage and CPU requirements entailed by the repeated factorizations traditionally found in implicit codes rapidly overwhelm the available computing resources. With the advent of parallel processing, this trend is accelerating because explicit schemes are also easier to parallelize than implicit ones. However, the time step restriction imposed by the Courant stability condition on all explicit schemes cannot yet -- and perhaps will never -- be offset by the speed of parallel hardware. Therefore, it is essential to develop efficient and robust alternatives to direct methods that are also amenable to massively parallel processing because implicit codes using unconditionally stable time-integration algorithms are computationally more efficient when simulating low-frequency dynamics. Here we present a domain decomposition method for implicit schemes that requires significantly less storage than factorization algorithms, that is several times faster than other popular direct and iterative methods, that can be easily implemented on both shared and local memory parallel processors, and that is both computationally and communication-wise efficient. The proposed transient domain decomposition method is an extension of the method of Finite Element Tearing and Interconnecting (FETI) developed by Farhat and Roux for the solution of static problems. Serial and parallel performance results on the CRAY Y-MP/8 and the iPSC-860/128 systems are reported and analyzed for realistic structural dynamics problems. These results establish the superiority of the FETI method over both the serial/parallel conjugate gradient algorithm with diagonal scaling and the serial/parallel direct method, and contrast the computational power of the iPSC-860/128 parallel processor with that of the CRAY Y-MP/8 system.

Farhat, Charbel↗

GPU Lossless Hyperspectral Data Compression System for Space Applications

On-board lossless hyperspectral data compression reduces data volume in order to meet NASA and DoD limited downlink capabilities. At JPL, a novel, adaptive and predictive technique for lossless compression of hyperspectral data, named the Fast Lossless (FL) algorithm, was recently developed. This technique uses an adaptive filtering method and achieves state-of-the-art performance in both compression effectiveness and low complexity. Because of its outstanding performance and suitability for real-time onboard hardware implementation, the FL compressor is being formalized as the emerging CCSDS Standard for Lossless Multispectral & Hyperspectral image compression. The FL compressor is well-suited for parallel hardware implementation. A GPU hardware implementation was developed for FL targeting the current state-of-the-art GPUs from NVIDIA(Trademark). The GPU implementation on a NVIDIA(Trademark) GeForce(Trademark) GTX 580 achieves a throughput performance of 583.08 Mbits/sec (44.85 MSamples/sec) and an acceleration of at least 6 times a software implementation running on a 3.47 GHz single core Intel(Trademark) Xeon(Trademark) processor. This paper describes the design and implementation of the FL algorithm on the GPU. The massively parallel implementation will provide in the future a fast and practical real-time solution for airborne and space applications.

Graphic Processor Units↗

A Summary of Test Results from a NASA Lift + Cruise eVTOL Crash Test

On November 9, 2022, the National Aeronautics and Space Administration (NASA) conducted a full-scale crash test of the NASA Lift+Cruise (LPC) reference vehicle at the NASA Langley Research Center Landing and Impact Research Facility (LandIR) under combined vertical and horizontal impact conditions to simulate a severe but survivable crash. The LPC test article is a carbon-composite skin/frame structure design, developed and fabricated for the cabin section only. The test utilized various configurations of seats and Anthropomorphic Test Devices (ATDs, a.k.a. crash test dummies) intended to encompass a variety of occupant conditions. In addition, an in-house developed energy absorbing subfloor was utilized for the evaluation of load attenuation. Overhead mass was simulated using attached lifting hardware and other systems were simulated using ballast mass. The test article impacted the ground with velocities of 38.1 ft/s horizontal and 31.4 ft/s vertical. During the first approximately 38 milliseconds (ms), the cabin section experienced a large amount of acceleration on the belly which was attenuated by the subfloor structures and seats. Over the next approximately 160 ms, the test article experienced failure in the a-, b- and c-pillars, leading to a partial collapse of the overhead structure. Test data was collected on the belly, floors, seats, overhead mass, and tail. In addition, there was high speed full-field digital image correlation analysis data collected on the port side skin surface. Collected ATD data showed that the ATDs seated in the energy absorbing seats experienced loads at limits below the those in current regulations. Even without an energy absorbing seat, the energy absorbing subfloors crushed as intended, and limited the load on the large 95 th percentile ATD to 10% over suggested limits. The collapse of the roof did affect the 95 th percentile ATD, which showed high neck loading values due to head contact, whereas survivable volume was maintained for the other ATDs. While the energy absorbing subfloor and energy absorbing seats both contributed to occupant load attenuation, further optimization is suggested to increase their robustness.

evtol↗

A Summary of Test Results from a NASA Lift + Cruise eVTOL Crash Test

On November 9, 2022, the National Aeronautics and Space Administration (NASA) conducted a full-scale crash test of the NASA Lift+Cruise (LPC) reference vehicle at the NASA Langley Research Center Landing and Impact Research Facility (LandIR) under combined vertical and horizontal impact conditions to simulate a severe but survivable crash. The LPC test article is a carbon-composite skin/frame structure design, developed and fabricated for the cabin section only. The test utilized various configurations of seats and Anthropomorphic Test Devices (ATDs, a.k.a. crash test dummies) intended to encompass a variety of occupant conditions. In addition, an in-house developed energy absorbing subfloor was utilized for the evaluation of load attenuation. Overhead mass was simulated using attached lifting hardware and other systems were simulated using ballast mass. The test article impacted the ground with velocities of 38.1 ft/s horizontal and 31.4 ft/s vertical. During the first approximately 38 milliseconds (ms), the cabin section experienced a large amount of acceleration on the belly which was attenuated by the subfloor structures and seats. Over the next approximately 160 ms, the test article experienced failure in the a-, b- and c-pillars, leading to a partial collapse of the overhead structure. Test data was collected on the belly, floors, seats, overhead mass, and tail. In addition, there was high speed full-field digital image correlation analysis data collected on the port side skin surface. Collected ATD data showed that the ATDs seated in the energy absorbing seats experienced loads at limits below the those in current regulations. Even without an energy absorbing seat, the energy absorbing subfloors crushed as intended, and limited the load on the large 95 th percentile ATD to 10% over suggested limits. The collapse of the roof did affect the 95 th percentile ATD, which showed high neck loading values due to head contact, whereas survivable volume was maintained for the other ATDs. While the energy absorbing subfloor and energy absorbing seats both contributed to occupant load attenuation, further optimization is suggested to increase their robustness.

evtol↗

Modelling of Liquid Hydrogen No-Vent-Fill Tests Using Thermal Desktop

Efficient cryogenic propellant transfer is important to the success of upcoming NASA missions to the Moon and Mars. The no-vent-fill method is a promising approach that allows for simple low-loss propellant transfers over a wide range of ambient thermal and acceleration conditions. This approach has been previously studied in 3 separate experiments at NASA Glenn Research Center using liquid hydrogen in tanks ranging in volume from 34 to 5000 liters. Thermal/fluid models of the test subject tanks and supporting experimental hardware are developed using a Thermal Desktop twin-tank compartment approach. A key feature of the modelling is to replace the Thermal Desktop default values of liquid-vapor heat transfer coefficients with correlations from literature better chosen to match the fluid dynamics and phase change thermodynamics occurring in the tests. Details of the modelling effort and comparisons of model predictions to the NASA test datasets are presented and discussed.

Low Gravity Fluid Modeling↗

Understanding the Impact of Memory Access Patterns in Intel Processors

Because of increasing complexity in the memory hierarchy, predicting the performance of a given application in a given processor is becoming more difficult. The problem is worsened by the fact that the hardware needed to deal with more complex memory traffic also affects energy consumption. Moreover, in a heterogeneous system with shared main memory, the memory traffic between the last level cache (LLC) and the memory creates contention between other processors and accelerator devices. For these reasons, it is important to investigate and understand the impact of different memory access patterns on the memory system. This study investigates the interplay between Intel processors' memory hierarchy and different memory access patterns in applications. The authors explore sequential streaming and strided memory access patterns with the objective of predicting LLC-dynamic random access memory (DRAM) traffic for a given application in given Intel architectures. Moreover, the impact of prefetching is also investigated in this study. Experiments with different Intel micro-architectures uncover mechanisms to predict LLC-DRAM traffic that can yield up to 99% accuracy for sequential streaming access patterns and up to 95% accuracy for strided access patterns.

Alaul haque monil, Mohammad↗

Lifetime extension of legacy CEBAF LLRF hardware

A significant portion of the Low-Level Radio Frequency (LLRF) hardware in Jefferson Lab’s CEBAF is from the original construction of the facility using 1980’s CAMAC technology. Of the fifty-three zones in CEBAF, thirty-six of them are legacy hardware. The age of the legacy system has led to difficulties in maintaining the hardware due to parts going obsolete without suitable drop in replacements. Continued operation of the legacy system is required as the installation of LLRF 3.0 systems is costly and cannot be completed in a short period of time with the available resources. The most pressing failure in the legacy system was a failing buffer card, which is responsible for communication between the EPICs network and individual RF control modules. A new buffer card was designed as a transparent, drop in, replacement so that upgrades are simply a matter of swapping the existing legacy hardware. This buffer card upgrades a single point failure component and promises to extend the operable lifetime of CEBAF’s legacy systems.

Accelerator Physics↗

Combining Deep Learning and scatterControl for High-Throughput X-ray CT Based Non-Destructive Characterization of Large-Scale Casted Metallic Components

X-ray computed tomography (XCT) is essential for nondestructive evaluation and quality control of large-scale metal components. XCT imaging, however, faces significant challenges from metal artifacts, particularly those caused by Compton scattering, which degrade image quality and obscure critical details. Hardware-based solutions (e.g. scatterControl) offer advancements by intercepting scattered photons and reducing artifacts, but they can be time-consuming and require additional processing. Here, we propose modifying and leveraging a novel deep learning (DL) framework, Simurgh, to enhance and accelerate scatter correction in XCT. By combining scatterControl with DL-based artifact removal, we demonstrate significant reduction in scan time while producing high-quality reconstructions. Through extensive evaluation on industrial XCT data, we show that our methods reduce scan time by up to more than 10 x while preserving flaw detectability. Quantitative analysis across multiple segmentation techniques confirms that Simurgh-based reconstructions consistently outperform traditional Feldkamp-Davis-Kress, model-based iterative reconstruction, and commercial DL models in both pixel-level and task-specific evaluations, enabling scalable, high-throughput XCT workflows for characterization of large scale components in applications such as casting and metal additive manufacturing.

Complex metal parts↗

Accelerating high-order mesh optimization using finite element partial assembly on GPUs

In this paper we present a new GPU-oriented mesh optimization method based on high order finite elements. Our approach relies on node movement with fixed topology, through the Target-Matrix Optimization Paradigm (TMOP) and uses a global nonlinear solve over the whole computational mesh, i.e., all mesh nodes are moved together. A key property of the method is that the mesh optimization process is recast in terms of finite element operations, which allows us to utilize recent advances in the field of GPU-accelerated high order finite element algorithms. For example, we reduce data motion by using tensor factorization and matrix-free methods, which have superior performance characteristics compared to traditional full finite element matrix assembly and offer advantages for GPU based HPC hardware. Furthermore, we describe the major mathematical components of the method along with their efficient GPU-oriented implementation. In addition, we propose an easily reproducible mesh optimization test that can serve as a performance benchmark for the mesh optimization community.

97 MATHEMATICS AND COMPUTING↗

U.S. Solar Photovoltaic System and Energy Storage Cost Benchmarks, With Minimum Sustainable Price Analysis: Q1 2023

The U.S. Department of Energy's (DOE's) Solar Energy Technologies Office (SETO) aims to accelerate the advancement and deployment of solar technology in support of an equitable transition to a decarbonized economy no later than 2050, starting with a decarbonized power sector by 2035. Its approach to achieving this goal includes driving innovations in technology, hardware, and soft cost reductions to make solar affordable and accessible for all. As part of this effort, SETO must track solar cost trends so it can focus its research and development (R&D) on the highest-impact activities. The benchmarks in this report are bottom-up cost estimates of all major inputs to PV and energy storage system installations. Bottom-up costs are based on national averages and do not necessarily represent typical costs in all local markets. Like last year's report, this year's report includes two distinct sets of benchmarks: minimum sustainable price (MSP) benchmarks and modeled market price (MMP) benchmarks. MSP benchmarks can be interpreted as the minimum price a company needs to charge to remain financially solvent in the long term based on the minimum sustainable prices of all inputs including minimum sustainable profit margins. MMP benchmarks can be interpreted as the actual cash sales price a company charges in the given benchmark period. These simplified estimates are useful for tracking technological progress, but they do not reflect all experiences. In fact, no individual estimate under any approach can reflect the diversity of the PV and storage manufacturing and installation industries. Our residential MMP benchmark ($2.90 per watt direct current [Wdc]) is 24% higher than the MSP benchmark ($2.34/Wdc) and 9% lower than our MMP benchmark ($3.18/Wdc) from Q1 2022 in 2022 U.S. dollars (USD). For community solar, our MMP benchmark ($1.75/Wdc) is 18% higher than our MSP benchmark ($1.49/Wdc). Our Q1 2022 benchmark report has no community solar system for comparison. For utility-scale systems with one-axis tracking, our MMP benchmark ($1.17/Wdc) is 22% higher than our MSP benchmark ($0.96/Wdc) and 10% higher than its counterpart ($1.07/Wdc) in Q1 2022 in 2022 USD.

14 SOLAR ENERGY↗

Q1 2023 U.S. Solar Photovoltaic System and Energy Storage Cost Benchmarks With Minimum Sustainable Price Analysis Data File

The U.S. Department of Energy's (DOE's) Solar Energy Technologies Office (SETO) aims to accelerate the advancement and deployment of solar technology in support of an equitable transition to a decarbonized economy no later than 2050, starting with a decarbonized power sector by 2035. Its approach to achieving this goal includes driving innovations in technology, hardware, and soft cost reductions to make solar affordable and accessible for all. As part of this effort, SETO must track solar cost trends so it can focus its research and development (R&D) on the highest-impact activities. The benchmarks in this report are bottom-up cost estimates of all major inputs to PV and energy storage system installations. Bottom-up costs are based on national averages and do not necessarily represent typical costs in all local markets. Like last year's report, this year's report includes two distinct sets of benchmarks: minimum sustainable price (MSP) benchmarks and modeled market price (MMP) benchmarks. MSP benchmarks can be interpreted as the minimum price a company needs to charge to remain financially solvent in the long term based on the minimum sustainable prices of all inputs including minimum sustainable profit margins. MMP benchmarks can be interpreted as the actual cash sales price a company charges in the given benchmark period. These simplified estimates are useful for tracking technological progress, but they do not reflect all experiences. In fact, no individual estimate under any approach can reflect the diversity of the PV and storage manufacturing and installation industries.

14 SOLAR ENERGY↗

Accelerating computing for the future electric grid (CRADA Final Report)

As a participant in the Cyclotron Road Lab-Embedded Entrepreneurship Program (LEEP), Vellex Computing, Inc. has successfully validated the "Vellex Computing Stack," a breakthrough Analog Neural Computer (ANC) specifically designed for high-performance edge optimization. This project achieved critical milestones in mixed-signal circuit stability and software-hardware co-design, directly addressing national priorities in semiconductor resiliency. The success of this work is deeply rooted in the support from the Cyclotron Road LEEP, which provided the essential "hard tech" runway—funding, mentorship, and access to Lawrence Berkeley National Laboratory’s world-class characterization facilities—allowing Vellex to overcome the "Valley of Death" often faced by deep-tech hardware startups. By leveraging LBNL’s advanced testing infrastructure, Vellex was able to rigorously benchmark the ANC architecture against state-of-the-art digital solutions, a feat that would have been resource-prohibitive independently. This collaboration has not only advanced American leadership in analog computing but has also matured Vellex’s technology to a stage ripe for private sector commercialization.

24 POWER TRANSMISSION AND DISTRIBUTION↗

Long life assurance study for manned spacecraft long life hardware. Volume 5: Long life assurance test and study recommendations

A study was conducted to establish the guidelines to be applied to the selection of equipment for manned spacecraft systems. Recommendations for expansion of the original study are submitted. The subjects considered are: (1) designing to severe dynamic requirements; (2) analysis of in-space failures due to life limitations; (3) accelerated testing of semiconductors; (4) fan life verification; (5) testing of solid tantalum capacitors; (6) testing of teflon valve seats; and (7) electromigration model verification.

Source record↗

GPU acceleration of rank-reduced coupled-cluster singles and doubles

Here, we have developed a graphical processing unit (GPU) accelerated implementation of our recently introduced rank-reduced coupled-cluster singles and doubles (RR-CCSD) method. RR-CCSD introduces a low-rank approximation of the doubles amplitudes. This is combined with a low-rank approximation of the electron repulsion integrals via Cholesky decomposition. The result of these two low-rank approximations is the replacement of the usual fourth-order CCSD tensors with products of second- and third-order tensors. In our implementation, only a single fourth-order tensor must be constructed as an intermediate during the solution of the amplitude equations. Owing in large part to the compression of the doubles amplitudes, the GPU-accelerated implementation shows excellent parallel efficiency (95% on eight GPUs). Our implementation can solve the RR-CCSD equations for up to 400 electrons and 1550 basis functions—roughly 50% larger than the largest canonical CCSD computations that have been performed on any hardware. In addition to increased scalability, the RR-CCSD computations are faster than the corresponding CCSD computations for all but the smallest molecules. We test the accuracy of RR-CCSD for a variety of chemical systems including up to 1000 basis functions and determine that accuracy to better than 0.1% error in the correlation energy can be achieved with roughly 95% compression of the ov space for the largest systems considered. We also demonstrate that conformational energies can be predicted to be within 0.1 kcal mol -1 with efficient compression applied to the wavefunction. Finally, we find that low-rank approximations of the CCSD doubles amplitudes used in the similarity transformation of the Hamiltonian prior to a conventional equation-of-motion CCSD computation will not introduce significant errors (on the order of a few hundredths of an electronvolt) into the resulting excitation energies.

37 INORGANIC, ORGANIC, PHYSICAL, AND ANALYTICAL CH↗

Improved Beam Loss Accounting with Fast Data Acquisition (DAQ) Chassis

Identifying the source of beam loss events in the CE-BAF accelerator can be a challenging task. However, with our new prototype system, this task becomes more effi-cient. The system, developed in the fall of 2022, utilizes a dispersive beam position monitor (BPM) and the exist-ing switched electrode electronics BPM hardware. Previ-ously a commercial off-the-shelf data acquisition (DAQ) system was employed to capture BPM wire signals at a sample rate of 20 kS/s. The fast shutdown signal triggered the system, which disables the beam at the injector. Analysis of beam position and energy variation before a beam loss event was used to determine if the beam loss event was associated with an energy transient. The proto-type system, implemented using National Instruments hardware and LabVIEW® software, relied on a software trigger. Manual post-processing was required to ascertain whether the fault was due to an un-tripped cavity with a gradient or phase transient. This work focuses on deploying a Fast DAQ Chassis to monitor BPM hardware in real time and during beam loss events. This system was originally developed and in-stalled in CEBAF to monitor the time-domain RF control signals in the legacy analog RF systems. This technology was leveraged to also monitor BPM signals. As the new system employs a hardware trigger, developing tools to automatically identify faults linked to energy transients unrelated to cavity faults will be straightforward. This paper will discuss the project's initial updates, underlin-ing the crucial role of each member of our team in this achievement

Tiskumara, J.↗

Classifying Software For Reuse

Scheme for classifying software facilitates and accelerates retrieval of software components. Method aids reuse of software and increases software developers' productivity. Used to discover software components meeting specified need in large collection of useful, reliable components. Classification and retrieval methodology applies equally to things unrelated to software, such as hardware, patents, legal cases, and books. Searcher enables user to find desired software without being required to answer excessive number of questions and without presenting user with too many possible answers to any one question. Although it guides inexperienced user through system, it lets expert user forge ahead without artificial restriction.

Snyder, William V.↗