Engineering Papers⌕ Search

SEARCH · Engineering Papers

Results for “serial”

Search indexed NASA NTRS and DOE OSTI research on propulsion, heat transfer, battery materials and energy systems. Follow report and document links to the original sources.

Quote a phrase for an exact phrase match. Source license links do not imply unrestricted reuse.

At least 55 records · Page 3

Elucidating metal–organic framework structures using synchrotron serial crystallography

Metal organic frameworks (MOFs) are porous crystalline materials that display a wide variety of physical and chemical properties. Their single crystal structure determination is often challenging because in most cases micro- or nano-sized crystals spontaneously form upon MOF synthesis, which cannot be recrystallized. The production of larger single crystals for structure determination involves optimizing, and thus modifying, the conditions of synthesis, in which success cannot be guaranteed. Failure to produce crystals suitable for single-crystal X-ray diffraction leaves the 3D structure of the MOF compound unknown, and scientists must resort to more challenging structure solution methods based on X-ray powder or electron diffraction data. These laborious tasks can be avoided by using serial crystallography techniques which merge data collected on many micro-crystals. Here, we report the application of three synchrotron serial crystallography methods. We call these “mesh”, “grid” and “mesh&collect” scans. “Still” images (no rotation) are collected in the mesh scan approach, whereas small rotational wedges are collected in the grid scan method. The third protocol, mesh&collect, combines the acquisition of still images and rotational wedges. Using these means, we determine the ab initio structure of benchmark MOFs, MIL-100(Fe) and ZIF-8, that differ largely in unit cell size. These methods are expected to be widely applicable and facilitate structure determination of many MOF microcrystalline systems.

36 MATERIALS SCIENCE↗

Fixed-target serial femtosecond crystallography using in cellulo grown microcrystals

The crystallization of recombinant proteins in living cells is an exciting new approach in structural biology. Recent success has highlighted the need for fast and efficient diffraction data collection, optimally directly exposing intact crystal-containing cells to the X-ray beam, thus protecting the in cellulo crystals from environmental challenges. Serial femtosecond crystallography (SFX) at free-electron lasers (XFELs) allows the collection of detectable diffraction even from tiny protein crystals, but requires very fast sample exchange to utilize each XFEL pulse. Here, an efficient approach is presented for high-resolution structure elucidation using serial femtosecond in cellulo diffraction of micometre-sized crystals of the protein HEX-1 from the fungus Neurospora crassa on a fixed target. Employing the fast and highly accurate Roadrunner II translation-stage system allowed efficient raster scanning of the pores of micro-patterned, single-crystalline silicon chips loaded with living, crystal-containing insect cells. Compared with liquid-jet and LCP injection systems, the increased hit rates of up to 30% and reduced background scattering enabled elucidation of the HEX-1 structure. Using diffraction data from only a single chip collected within 12 min at the Linac Coherent Light Source, a 1.8 Å resolution structure was obtained with significantly reduced sample consumption compared with previous SFX experiments using liquid-jet injection. This HEX-1 structure is almost superimposable with that previously determined using synchrotron radiation from single HEX-1 crystals grown by sitting-drop vapour diffusion, validating the approach. This study demonstrates that fixed-target SFX using micro-patterned silicon chips is ideally suited for efficient in cellulo diffraction data collection using living, crystal-containing cells, and offers huge potential for the straightforward structure elucidation of proteins that form intracellular crystals at both XFELs and synchrotron sources.

Lahey-Rudolph, J. Mia (ORCID:0000000152797267)↗

A 24-Channel Digitizer With a JESD204B-Compliant Serial Interface for High-Speed Detectors

In this report a 24-channel application-specific integrated circuit (ASIC) for the readout of high-speed CMOS active pixel sensors for charged particle detection is presented. The chip comprises 24 preamplifiers, 24 distinct 12-bit, 25 MSPS Pipelined analog-to-digital converters (ADCs) with self-calibration, an internal phase-locked loop (PLL), and a 3 Gbps serial interface that conforms to the JESD204B standard. To simplify interfacing with a variety of sensors, the ASIC also includes an automatic offset calibration loop. The high level of integration of the ASIC reduces overall system cost and area, and exploiting the signal characteristics of the image sensor allows the ADC to be optimized for reduced power dissipation. The use of an integrated serializer and an industry standard protocol simplifies integration of the ASIC into a complete camera system. The ASIC, called the High-Speed Image Preprocessor Targeted for Electron Readout, or HIPSTER, with a die area of 64.26 mm 2 , is packaged in a 480-ball grid array (BGA) and is fabricated in 180-nm CMOS technology. HIPSTER achieves typical differential nonlinearity (DNL) < 0.55 LSB, input-referred thermal noise of $114.5 μV-rms, and a bit error rate (BER) of better than 10-14. The power dissipation is 98 mW/channel.

46 INSTRUMENTATION RELATED TO NUCLEAR SCIENCE AND ↗

serial-log-replayer

The code records or logs serial input along with a timestamp to a binary file. The code can then read this log file and replay the serial data with the same relative timings.

Sikkema, Isaac [Oak Ridge National Laboratory (ORN↗

3-D reconstruction and microstructural characterization of neutron-irradiated U-10Zr fuel using FIB-SEM serial sectioning

Herein, focused ion beam-scanning electron microscopy serial sectioning was applied to characterize the three-dimensional (3-D) porosity and phase regions of a neutron-irradiated U-10 wt% Zr fuel. The specimen was removed from an intermediate radial region of a fuel pin irradiated to 5.7 at.% burn-up. Backscattered electron imaging and energy-dispersive spectroscopy were performed on each serial section, allowing for the characterization of microstructural morphology and composition. Porosity size followed a lognormal distribution, ranging from 1.46 × 10 –4 to 25.58 µm 3 with a total porosity volume fraction of 13.02%. Distinctive microstructural regions were identified by composition and porosity: (1) a Zr-rich region with an average composition of 28.4 wt% Zr and a local porosity fraction of 6.88%, and (2) a U-rich region with an average composition of 97.0 wt% U and a local porosity fraction of 14.11%; subdivided into U-rich—high porosity (16.68%) and U-rich—low porosity (8.04%) regions. The detailed 3-D compositional and porosity regions can improve nuclear fuel performance codes.

11 NUCLEAR FUEL CYCLE AND FUEL MATERIALS↗

Reidentifying hardware after loss of serial number

System traces fabrication and inspection records of special hardware back to the raw material. Reidentification of hardware, after loss of serial numbers, is established by X raying all parts again and comparing the new film with the original, whose numbers were previously recorded on serialized documents.

Wells, R. J.↗

A serial digital data communications device

A general purpose computer peripheral device which is used to provide a full-duplex, serial, digital data transmission link between a Xerox Sigma computer and a wide variety of external equipment, including computers, terminals, and special purpose devices is reported. The interface has an extensive set of user defined options to assist the user in establishing the necessary data links. This report describes those options and other features of the serial communications interface and its performance by discussing its application to a particular problem.

Fetter, J. L.↗

Experiences with serial and parallel algorithms for channel routing using simulated annealing

Two algorithms for channel routing using simulated annealing are presented. Simulated annealing is an optimization methodology which allows the solution process to back up out of local minima that may be encountered by inappropriate selections. By properly controlling the annealing process, it is very likely that the optimal solution to an NP-complete problem such as channel routing may be found. The algorithm presented proposes very relaxed restrictions on the types of allowable transformations, including overlapping nets. By freeing that restriction and controlling overlap situations with an appropriate cost function, the algorithm becomes very flexible and can be applied to many extensions of channel routing. The selection of the transformation utilizes a number of heuristics, still retaining the pseudorandom nature of simulated annealing. The algorithm was implemented as a serial program for a workstation, and a parallel program designed for a hypercube computer. The details of the serial implementation are presented, including many of the heuristics used and some of the resulting solutions.

Brouwer, Randall Jay↗

Development of gallium arsenide high-speed, low-power serial parallel interface modules: Executive summary

Final report to NASA LeRC on the development of gallium arsenide (GaAS) high-speed, low power serial/parallel interface modules. The report discusses the development and test of a family of 16, 32 and 64 bit parallel to serial and serial to parallel integrated circuits using a self aligned gate MESFET technology developed at the Honeywell Sensors and Signal Processing Laboratory. Lab testing demonstrated 1.3 GHz clock rates at a power of 300 mW. This work was accomplished under contract number NAS3-24676.

Source record↗

DFT algorithms for bit-serial GaAs array processor architectures

Systems and Processes Engineering Corporation (SPEC) has developed an innovative array processor architecture for computing Fourier transforms and other commonly used signal processing algorithms. This architecture is designed to extract the highest possible array performance from state-of-the-art GaAs technology. SPEC's architectural design includes a high performance RISC processor implemented in GaAs, along with a Floating Point Coprocessor and a unique Array Communications Coprocessor, also implemented in GaAs technology. Together, these data processors represent the latest in technology, both from an architectural and implementation viewpoint. SPEC has examined numerous algorithms and parallel processing architectures to determine the optimum array processor architecture. SPEC has developed an array processor architecture with integral communications ability to provide maximum node connectivity. The Array Communications Coprocessor embeds communications operations directly in the core of the processor architecture. A Floating Point Coprocessor architecture has been defined that utilizes Bit-Serial arithmetic units, operating at very high frequency, to perform floating point operations. These Bit-Serial devices reduce the device integration level and complexity to a level compatible with state-of-the-art GaAs device technology.

Mcmillan, Gary B.↗

Optical systems for digit-serial computation

High-accuracy optical systems for implementing digit-serial computations are discussed which incorporate parallelism and carry-free addition to achieve high processing speed. Employing on-line arithmetic, parallel calculations can be performed by the concurrent execution of operations. The algorithms are shown to be problem invariant and step invariant. Architectures using optical bistable devices and optical interconnects are discussed which can implement digit-serial addition, subtraction, multiplication, and division algorithms via the present approach.

Perlee, Caroline J.↗

Case studies in serial and parallel simulation

The design of a ground combat simulation in a time-driven and in an event-driven style is discussed. The differences between time-driven and event-driven simulation are illustrated, and performance results for the two systems executing both serially and in parallel are presented. It is noted that the event-driven style produces a more efficient system both serially and in parallel, primarily because it minimizes the number of messages produced and thereby reduces the amount of computation.

Wieland, Frederick↗

Dynamic modeling, property investigation, and adaptive controller design of serial robotic manipulators modeled with structural compliance

Research results on general serial robotic manipulators modeled with structural compliances are presented. Two compliant manipulator modeling approaches, distributed and lumped parameter models, are used in this study. System dynamic equations for both compliant models are derived by using the first and second order influence coefficients. Also, the properties of compliant manipulator system dynamics are investigated. One of the properties, which is defined as inaccessibility of vibratory modes, is shown to display a distinct character associated with compliant manipulators. This property indicates the impact of robot geometry on the control of structural oscillations. Example studies are provided to illustrate the physical interpretation of inaccessibility of vibratory modes. Two types of controllers are designed for compliant manipulators modeled by either lumped or distributed parameter techniques. In order to maintain the generality of the results, neither linearization is introduced. Example simulations are given to demonstrate the controller performance. The second type controller is also built for general serial robot arms and is adaptive in nature which can estimate uncertain payload parameters on-line and simultaneously maintain trajectory tracking properties. The relation between manipulator motion tracking capability and convergence of parameter estimation properties is discussed through example case studies. The effect of control input update delays on adaptive controller performance is also studied.

Tesar, Delbert↗

Serial and parallel computation of Kane's equations for multibody dynamics

The analysis of the efficiency of algorithms resulting from Kane's Equation for serial and parallel computation of mass matrix is examined. The algorithms resulting from Kane's equation and Modified Kane's equations are detailed. An analysis was made of two classes of algorithms for computation of mass matrix: the Newton-Euler based algorithms and the Composite rigid body algorithms. An analysis was also made of the efficiency of different algorithms for serial and parallel computations. Conclusions are drawn and presented.

Fijany, Amir↗

Unified formulation of dynamics for serial rigid multibody systems

There has been a growing interest in the development of new and efficient algorithms for multibody dynamics in recent years. Serial rigid multibody systems form the basic subcomponents of general multibody systems, and a variety of algorithms to solve the serial chain forward dynamics problem have been proposed. In this paper, the economy of representation and analysis tools provided by the spatial operator algebra are used to clarify the inherent structure of these algorithms, to identify those that are similar, and to study the relationships among the ones that are distinct. For the purposes of this study, the algorithms are categorized into three classes: algorithms that require the explicit computation of the mass matrix, algorithms that are completely recursive in nature, and algorithms of intermediate complexity. In addition, alternative factorizations for the mass matrix and closed form expressions for its inverse are derived. These results provide a unifying perspective, within which these diverse dynamics algorithms arise naturally as a consequence of a progressive exploitation of the structure of the mass matrix.

Jain, Abhinandan↗

Serial multiplier arrays for parallel computation

Arrays of systolic serial-parallel multiplier elements are proposed as an alternative to conventional SIMD mesh serial adder arrays for applications that are multiplication intensive and require few stored operands. The design and operation of a number of multiplier and array configurations featuring locality of connection, modularity, and regularity of structure are discussed. A design methodology combining top-down and bottom-up techniques is described to facilitate development of custom high-performance CMOS multiplier element arrays as well as rapid synthesis of simulation models and semicustom prototype CMOS components. Finally, a differential version of NORA dynamic circuits requiring a single-phase uncomplemented clock signal introduced for this application.

Winters, Kel↗