Engineering Papers⌕ Search

SEARCH · Engineering Papers

Results for “interconnection basics”

Search indexed NASA NTRS and DOE OSTI research on propulsion, heat transfer, battery materials and energy systems. Follow report and document links to the original sources.

Quote a phrase for an exact phrase match. Source license links do not imply unrestricted reuse.

At least 55 records · Page 3
All sourcesNASA NTRSDOE OSTI
NASA NTRS1978

Microbial Check Valve for Shuttle

The Microbial Check Valve (MCV) is a device developed for the Space Shuttle that prevents the transfer of viable microorganisms within water systems. The device is essentially a bed of resin material, impregnated with iodine, that kills microorganisms on contact. It prevents the cross-contamination of microorganisms from a nonpotable system into the potable water system when these systems are interconnected. In this regard, the function of the device is similar to that of the 'air gap' found in conventional one-gravity systems. Basic design data are presented including pressure drop, scaling factors, sizing criteria, and the results of challenging the device with suspensions of seven microorganisms including aerobes, anaerobes and spore formers.

Colombo, G. V.↗
NASA NTRS1983

A basic design fault in ceramic flat packs

Recent moisture resistance tests of various multilayer top brazed ceramic flat packs and leaded and unleaded chip carriers has revealed a serious design defect. These packages, which utilize a tungsten interconnect system, in the presence of high humidity, suffer a galvanic corrosion which anodically consumes the tungsten. This process can continue until the package suffers an open circuit. The test results indicate that the lead plating system does not adequately seal off the interface area where the tungsten strips egresses from the inside of the package.

Drotman, B.↗
NASA NTRS1976

General Purpose Computer (GPC) to GPC systems interface description

The General Purpose Computer (GPC) 'subsystem' of the Orbiter Data Processing System was described. Two interface areas are discussed. One is the area of GPC intraconnections and intracommunications involving the hardware/software interface between the Central Processing Unit (CPU) and the Input/Output Processor (IOP). The other is the area of GPC interconnections and intercommunications and involves the hardware/software interface between the five Orbiter GPC's. Based on the detailed GPC interface given, it is felt that the basic CPU to IOP interface and the GPC to GPC interface have the potential for trouble free operation. However, due to the complexity of the interface and the criticality of GPC synchronization to overall avionics performance, the GPC to GPC interface should be carefully evaluated when attempting to resolve test anomalies that may involve GPC timing and synchronization errors.

Breyer, B. C.↗
NASA NTRS1985

Assembling the basic structure

Specific tasks to be undertaken by the NASA-Johnson, Phase B management of the manned Space Station are described. These tasks include the analysis, definition, and design of the following systems: assembly trusses and structures; interconnection modules; airlock system; heat rejection and transport; guidance, navigation and control systems; mechanical systems; resource integration; data management; communication and tracking; habitat for the crew; hardware need for cost-effective EVA; interface and berthing for compatible space-transportation system; and software development environment. The components, functions, and the key design goals of each of these systems are discussed.

Covington, C.↗
NASA NTRS1985

Interactions between large space power systems and low-Earth-orbit plasmas

There is a growing tendency to plan space missions that will incorporate very large space power systems. These space power systems must function in the space plasma environment, which can impose operational limitations. As the power output increases, the operating voltage also must increase and this voltage, exposed at solar array interconnects, interacts with the local plasma. The implications of such interactions are considered. The available laboratory data for biased array segment tests are reviewed to demonstrate the basic interactions considered. A data set for a floating high voltage array test was used to generate approximate relationships for positive and negative current collection from plasmas. These relationships were applied to a hypothetical 100 kW power system operating in a 400 km, near equatorial orbit. It was found that discharges from the negative regions of the array are the most probable limiting factor in array operation.

Stevens, N. J.↗
NASA NTRS1994

NASA Parts Project Office: Basic goals

The topics are presented in viewgraph form and include the following: a standard part per MIL-STD-975; standard wire in MIL-STD-975; what is space grade, grade 1, and grade 2; conduit and catalyst for information transfer; NASA Interconnection Standardization Working Group; and present and past wire issues.

Plante, Jeannette↗
NASA NTRS1987

Simulations of transition and turbulence on the Navier-Stokes computer

The Navier-Stokes Computer (NSC) consists of multiple local memory parallel processors interconnected in a hypercube network. Efficient implementation of algorithms on the NSC thus requires the effective utilization of both the coarse and fine grain paralelism inherent in the architectural design. The basic approach to implementing an algorithm on the NSC is presented herein. The particular finite-difference algorithm considered was developed for performing transition and turbulence simulations by direct solution of the time-dependent incompressible Navier-Stokes equations. The suitability of this algorithm for performing simulations of the isotropic turbulence problem is verified from computations performed on a Cray 2. Projected timing results for the algorithm on the NSC itself are presented for both the isotropic turbulence and laminar turbulent transition problems.

Krist, S. E.↗
DOE OSTI2025

Real-Time Testbed for Smart Grid Recloser Controller

The growing need for a low voltage recloser has become apparent due to the rise in requirements for a smart grid. This includes more detailed management of power flow forward (towards load) and backward (towards generation), source synchronization in real time, more indepth fault responses, and the use of green energy. The SEL-651R-2 relay is a device that can manage these needs, especially in fault response and synchronization, and is commonly used in systems called microgrids. Microgrids are distribution level systems that are able to operate separated from the main grid, are typically installed much closer to the load(s), and are fed by distributed energy resources (DERs), such as wind, solar or diesel generators. The SEL-651R-2 is normally used in the field with presets operative settings, but the Western Michigan University (WMU) Center for Interdisciplinary Research on Secure, Efficient and Sustainable Energy Technology (WMU InterEnergy Center) wished to test this device in its range of capabilities for microgrid application. A Hardware-In-the-Loop (HIL) testbed was implemented and used through the Real Time Digital Simulator (RTDS) using the RSCAD software to test the SEL-651R-2's use cases and functions. The testbed includes a microgrid with interconnection to a larger main grid, and the relay is meant to control the recloser at the point of common coupling (PCC) between the main grid and microgrid. The testbed shows how basic protections, reclosing, and synchronization checks function when handling faults that affect both the microgrid and the main grid.

24 POWER TRANSMISSION AND DISTRIBUTION↗
NASA NTRS1990

Lightweight concentrator module with 30 percent AM0 efficient GaAs/GaSb tandem cells

A concept is presented for an aerospace concentrator module with lightweight domed lenses and 30 percent AM0 efficient GaAs/GaSb tandem solar cell circuits. The performance of transparent GaAs cells is reviewed. NASA's high-altitude jet flight calibration data for recent GaSb cells assembled with bulk GaAs filters are reported, along with subsequent Boeing and NASA measurements of GaSb I-V performance at various light levels and temperatures. The expected performance of a basic two-terminal tandem concentrator circuit with three-to-one voltage matching is discussed. All of the necessary components being developed to assemble complete flight test coupons are shown. Straightforward interconnect and assembly techniques yield voltage matched circuits with near-optimum performance over a wide temperature range.

Avery, J. E.↗
NASA NTRS2014

High Current ESD Test of Advanced Triple Junction Solar Array Coupon

A test was conducted on an Advanced Triple Junction (ATJ) coupon that was part of a risk reduction effort in the development of a high-powered solar array design by SSL. The ATJ coupon was a small, 4-cell, two-string configuration that has served as the basic test coupon design used in previous SSL environmental aging campaigns. The coupon has many attributes of the flight design; e.g., substrate structure with graphite face sheets, integrated by-pass diodes, cell interconnects, RTV grout, wire routing, etc. The objective of the present test was to evaluate the performance of the coupon after being subjected to induced electrostatic discharge testing at two string voltages (100 V, 150 V) and four array current (1.65 A, 2.0 A, 2.475 A, and 3.3 A). An ESD test circuit, unique to SSL solar array design, was built that simulates the effect of missing cells and strings in a full solar panel with special primary arc flashover circuitry. A total of 73 primary arcs were obtained that included 7 temporary sustained arcs (TSA) events. The durations of the TSAs ranged from 50 μs to 2.9 ms. All TSAs occurred at a string voltage of 150 V. Post-test Large Area Pulsed Solar Simulator (LAPSS), Dark I-V, and By-Pass Diode tests showed that no degradation occurred due to the TSA events. In addition, the post-test insulation resistance measured was > 50 G-ohms between cells and substrate. These test results indicate a robust design for application to a high-current, high-power mission application.

Wright, K. H.↗
NASA NTRS2014

High Current ESD Test of Advanced Triple Junction Solar Array Coupon

Testing was conducted on an Advanced Triple Junction (ATJ) coupon that was part of a risk reduction effort in the development of a high-powered solar array design by Space Systems/Loral, LLC (SSL). The ATJ coupon was a small, 4-cell, two-string configuration that has served as the basic test coupon design used in previous SSL environmental aging campaigns. The coupon has many attributes of the flight design; e.g., substrate structure with graphite face sheets, integrated by-pass diodes, cell interconnects, RTV grout, wire routing, etc. The objective of the present test was to evaluate the performance of the coupon after being subjected to induced electrostatic discharge (ESD) testing at two string voltages (100 V, 150 V) and four array currents (1.65 A, 2.0 A, 2.475 A, and 3.3 A). An ESD test circuit, unique to SSL solar array design, was built that simulates the effect of missing cells and strings in a full solar panel with special primary arc flashover circuitry. A total of 73 primary arcs were obtained that included 7 temporary sustained arcs (TSA) events. The durations of the TSAs ranged from 50 micro-seconds to 2.75 milli-seconds. All TSAs occurred at a string voltage of 150 V. Post-test Large Area Pulsed Solar Simulator (LAPSS), Dark I-V, and By-Pass Diode tests showed that no degradation occurred due to the TSA events. In addition, the post-test insulation resistance measured was > 50 G-ohms between cells and substrate. These test results indicate a robust design for application to a high-current, high-power mission.

Wright, Kenneth H., Jr.↗
NASA NTRS2015

High Current ESD Test of Advanced Triple Junction Solar Array Coupon

A test was conducted on an Advanced Triple Junction (ATJ) coupon that was part of a risk reduction effort in the development of a high-powered solar array design by SSL. The ATJ coupon was a small, 4-cell, two-string configuration that has served as the basic test coupon design used in previous SSL environmental aging campaigns. The coupon has many attributes of the flight design; e.g., substrate structure with graphite face sheets, integrated by-pass diodes, cell interconnects, RTV grout, wire routing, etc. The objective of the present test was to evaluate the performance of the coupon after being subjected to induced electrostatic discharge testing at two string voltages (100 V, 150 V) and four array current (1.65 A, 2.0 A, 2.475 A, and 3.3 A). An ESD test circuit, unique to SSL solar array design, was built that simulates the effect of missing cells and strings in a full solar panel with special primary arc flashover circuitry. A total of 73 primary arcs were obtained that included 7 temporary sustained arcs (TSA) events. The durations of the TSAs ranged from 50 micros to 2.9 ms. All TSAs occurred at a string voltage of 150 V. Post-test Large Area Pulsed Solar Simulator (LAPSS), Dark I-V, and By-Pass Diode tests showed that no degradation occurred due to the TSA events. In addition, the post-test insulation resistance measured was > 50 G-ohms between cells and substrate. These test results indicate a robust design for application to a high-current, high-power mission application.

Wright, Kenneth H., Jr.↗
NASA NTRS2018

Airplane Capabilities: Translating Non-Normal Information for Operational Decision-Making

We consider how a jet transport airplane interface supports the flight crew in managing airplane system failures (or non-normals) for continued safe flight and landing. The existing state of the art starts with a list of airplane system component failures and asks the flight crew to determine, with the help of non-normal procedures, the operational consequences of those failures. As airplane systems become more complex and interconnected, the flight crew's ability to determine operational consequences will become inadequate. We describe an approach that attempts to translate airplane system failures directly into airplane "capabilities," which is a set of basic airplane functions, such as the ability to stop after landing. This paper describes the overall framework for supporting flight crews in operational decision making and the initial efforts to develop a language and display concepts.

managing airplane system non-normals↗
NASA NTRS1994

Personal Computer Monitors Instrumentation Bus

IBM-compatible personal computer used instead of logic analyzer or other special instrument to monitor IEEE-488 interface data bus that interconnects various pieces of laboratory equipment. Needed is short program for computer, commercial general-purpose interface bus circuit card, and adapter cable to link card to bus. Software available in Ada or Quick Basic language.

Conroy, Bruce L.↗
DOE OSTI2023

Chicken Production and Human Clinical Escherichia coli Isolates Differ in Their Carriage of Antimicrobial Resistance and Virulence Factors

Contamination of food animal products by Escherichia coli is a leading cause of foodborne disease outbreaks, hospitalizations, and deaths in humans. Chicken is the most consumed meat both in the United States and across the globe according to the U.S. Department of Agriculture. Although E. coli is a ubiquitous commensal bacterium of the guts of humans and animals, its ability to acquire antimicrobial resistance (AMR) genes and virulence factors (VFs) can lead to the emergence of pathogenic strains that are resistant to critically important antibiotics. Thus, it is important to identify the genetic factors that contribute to the virulence and AMR of E. coli. In this study, we performed in-depth genomic evaluation of AMR genes and VFs of E. coli genomes available through the National Antimicrobial Resistance Monitoring System GenomeTrackr database. Our objective was to determine the genetic relatedness of chicken production isolates and human clinical isolates. To achieve this aim, we first developed a massively parallel analytical pipeline (Reads2Resistome) to accurately characterize the resistome of each E. coli genome, including the AMR genes and VFs harbored. We used random forests and hierarchical clustering to show that AMR genes and VFs are sufficient to classify isolates into different pathogenic phylogroups and host origin. We found that the presence of key type III secretion system and AMR genes differentiated human clinical isolates from chicken production isolates. These results further improve our understanding of the interconnected role AMR genes and VFs play in shaping the evolution of pathogenic E. coli strains.

59 BASIC BIOLOGICAL SCIENCES↗
NASA NTRS1978

Water system microbial check valve development

Development work on a device for the Space Shuttle that will prevent the transfer of viable microorganisms within water systems is described. The device serves as a check valve in that it prevents the transfer or cross-contamination of microorganisms from a nonpotable system into a potable water system when these systems are interconnected. In this regard, the function of the device is similar to that of the air gap found in conventional one gravity systems. The device is essentially a bed of resin material impregnated with iodine. Basic design data for a variety of flow and temperature conditions are presented, together with results of challenging the beds with suspensions of seven microorganisms including aerobes, anaerobes, and spore formers.

Colombo, G. V.↗
DOE OSTI2024

Experimental Validation of a Modular All-Electric Power Take-Off Topology for Wave Energy Converter Enabling Marine Renewable Energy Interconnection

Power electronic converters are an enabling technology for the emerging marine energy applications, such as using ocean waves to produce electricity. This paper outlines the power take-off system and its key components used in a wave energy converter offering modularity and scalability to generate power efficiently. The proposed power take-off system was implemented based on a modular multilevel converter and could be deployed to convert any alternating current electrical energy to a different alternating current for interconnection to grid or non-grid applications. Examples of widespread deployment are supplying electricity to coastal communities or producing clean drinking water. The analysis using both the simulation tests and laboratory experiments verified the design objectives and basic functionality of the developed power take-off system. An acceptable response using a field programmable gate array-based controlled laboratory testbench was achieved, complying with guidelines specified in the prevalent industry standards. Seamless operation during steady-state and transients for the studied wave energy converter was achieved as supported by the obtained results. The key findings of this work were experimentally examined under different load conditions, direct current bus voltage fluctuations, and generator speed–torque regulation. The ability of the power take-off system to generate high-power quality of the waveforms, e.g., against adhering to the IEEE 519-2022 standard for total harmonic distortion limits, is also confirmed.

Engineering↗
NASA NTRS1975

Main memory unit

The development of a main memory unit (MMU) for the space ultrareliable module computer (SUMC) model HTC is discussed. The design, fabrication, and test of basic memory modules (BMM) which were to be used in the design and construction of the MMU are described. The BMM was designed from state-of-the-art technologies which included large scale integration devices mounted and interconnected on a substrate to form a functional module to be utilized in the MMU development. A SUMC memory system design study is discussed which addressed itself to the BMM design and analysis to be conducted to determine the most efficient organization of the BMM in order to establish such modularity features as: word length expandability without redesign, high reliability, and fault tolerance. One MMU was designed, fabricated, tested, and delivered which will be electrical and mechanically compatible with the hybrid technology computer (HTC) model of the SUMC family of computers. The MMU will contain a storage capacity of 8196 36 bit words which includes a parity bit for each 8 bit byte of data.

Source record↗