Engineering Papers⌕ Search

SEARCH · Engineering Papers

Results for “distributed voltage regulation”

Search indexed NASA NTRS and DOE OSTI research on propulsion, heat transfer, battery materials and energy systems. Follow report and document links to the original sources.

Quote a phrase for an exact phrase match. Source license links do not imply unrestricted reuse.

44 records · Page 3
All sourcesNASA NTRSDOE OSTI
NASA NTRS1992

Load converter interactions with the secondary system in the Space Station Freedom power management and distribution dc test bed

The NASA LeRC in Cleveland, Ohio, is responsible for the design, development, and assembly of the Space Station Freedom (SSF) Electrical Power System (EPS). In order to identify and understand system level issues during the SSF program design and development phases, a system Power Management and Distribution (PMAD) dc test bed was assembled. Some of the objectives of this test bed facility are the evaluation of, system efficiency, power quality, system stability, and system protection and reconfiguration schemes. In order to provide a realistic operating scenario, dc Load Converter Units are used in the PMAD dc test bed to characterize the user interface with the power system. These units are dc to dc converters that provide the final system regulation before power is delivered to the load. This final regulation is required on the actual space station because the majority of user loads will require voltage levels different from the secondary bus voltage. This paper describes the testing of load converters in an end to end system environment (from solar array to loads) where their interactions and compatibility with other system components are considered. Some of the system effects of interest that are presented include load converters transient behavior interactions with protective current limiting switchgear, load converters ripple effects, and the effects of load converter constant power behavior with protective features such as foldback.

Lebron, Ramon C.↗
NASA NTRS1978

Gas Control System for HEAO-B

The HEAO-B Gas Control System consists of a high pressure gas storage supply together with distribution and regulation assemblies and their associated electronics for management of gas required for HEAO-B X-ray counter experiments. The Gas Control System replenishes a gas mixture (82 percent argon, 12.3 percent carbon dioxide, 5.7 percent xenon) in the counter volumes which is lost by: diffusion through controlled leakage plugs, diffusion through counter windows, and consumption resulting from periodic purges. The gas density in each counter volume is maintained constant to within 0.25 percent by comparison with a sealed reference volume. The system is fully redundant, capable of operating at atmospheric pressure as well as in a vacuum, contains interlocks which shut down gas flow in the event of either leakage or excessive pressure, and is able to shut down counter high voltage if counter pressure is abnormally low. The system is electronically controlled by ground command and self-sustaining in orbit for a period of at least one year.

Taylor, B.↗
NASA NTRS2003

Physiological Maturation of Regenerating Hair Cells

The bullfrog saccule, a sensor of gravity and substrate-borne vibration, is a model system for hair cell transduction. Saccular hair cells also increase in number throughout adult life and rapidly recover after hair cell damage, making this organ an ideal system for studying hair cell development, repair, and regeneration. We have used of hair cell and supporting cell immunocytochemical markers to identify damaged hair cells and hair cell precursors in organotypic cultures of the bullfrog saccule. We then used an innovative combination of confocal, electron, and time-lapse microscopy to study the fate of damaged hair cells and the origin of new hair cells after gentamicin ototoxicity in normal and mitotically blocked saccular cultures. These studies have shown that gentamicin ototoxicity produces both lethal and sublethal hair cell damage. They have also shown that hair cell recovery in this organ takes place by both the repair of sublethally damaged hair cells and by the replacement of lost hair cells by mitotic regeneration. In parallel studies, we have used biophysical and molecular biological techniques to study the differentiation and innervation of developing, repairing, and regenerating hair cells. More specifically, we have used RT-PCR to obtain the bullfrog homologues of L-type voltage- gated calcium (L-VGCC) and large-conductance Ca(2+)-activated potassium (BK) channel genes. We have then obtained probes for these genes and, using in situ hybridization, begun to examine their expression in the bullfrog saccule and amphibian papilla. We have also used fluorescent-labeled channel toxins and channel toxin derivatives to determine the time of appearance of L-type voltage-gated calcium (L-VGCC) and Ca(2+)-activated potassium (BK) channels and to study dynamic changes in the number, distribution, and co-localization of these proteins in developing, repairing, and regenerating hair cells. Using time-lapse microscopy, we are also studying the dynamic relationship between ion channel clustering and synaptic formation in hair cells and afferent neurons. In future studies, we will determine when hair cell precursors acquire electrical tuning, and, using whole-cell patch-clamp techniques, identify and characterize their L-VGCC and BK currents. We will also use biophysical techniques to determine the number of L-VGCC and BK channels and the size and gating kinetics of their underlying L-VGCC and BK conductances, correlating these variables with the amplitude and frequency of membrane oscillations produced by intracellular current steps. We expect these studies to determine how hair cells regulate ion channel expression to achieve specific physiological responses.

Baird, Richard A.↗
NASA NTRS2002

Efficient Design in a DC to DC Converter Unit

Space Flight hardware requires high power conversion efficiencies due to limited power availability and weight penalties of cooling systems. The International Space Station (ISS) Electric Power System (EPS) DC-DC Converter Unit (DDCU) power converter is no exception. This paper explores the design methods and tradeoffs that were utilized to accomplish high efficiency in the DDCU. An isolating DC to DC converter was selected for the ISS power system because of requirements for separate primary and secondary grounds and for a well-regulated secondary output voltage derived from a widely varying input voltage. A flyback-current-fed push-pull topology or improved Weinberg circuit was chosen for this converter because of its potential for high efficiency and reliability. To enhance efficiency, a non-dissipative snubber circuit for the very-low-Rds-on Field Effect Transistors (FETs) was utilized, redistributing the energy that could be wasted during the switching cycle of the power FETs. A unique, low-impedance connection system was utilized to improve contact resistance over a bolted connection. For improved consistency in performance and to lower internal wiring inductance and losses a planar bus system is employed. All of these choices contributed to the design of a 6.25 KW regulated dc to dc converter that is 95 percent efficient. The methodology used in the design of this DC to DC Converter Unit may be directly applicable to other systems that require a conservative approach to efficient power conversion and distribution.

Bruemmer, Joel E.↗
NASA NTRS1991

Power electronics for low power arcjets

In anticipation of the needs of future light-weight, low-power spacecraft, arcjet power electronics in the 100 to 400 W operating range were developed. Limited spacecraft power and thermal control capacity of these small spacecraft emphasized the need for high efficiency. Power topologies similar to those in the higher 2 kW and 5 to 30 kW power range were implemented, including a four transistor bridge switching circuit, current mode pulse-width modulated control, and an output current averaging inductor with an integral pulse generation winding. Reduction of switching transients was accomplished using a low inductance power distribution network, and no passive snubber circuits were necessary for power switch protection. Phase shift control of the power bridge was accomplished using an improved pulse width modulation to phase shift converter circuit. These features, along with conservative magnetics designs allowed power conversion efficiencies of greater than 92.5 percent to be achieved into resistive loads over the entire operating range of the converter. Electromagnetic compatibility requirements were not considered in this work, and control power for the converter was derived from AC mains. Addition of input filters and control power converters would result in an efficiency of on the order of 90 percent for a flight unit. Due to the developmental nature of arcjet systems at this power level, the exact nature of the thruster/power processor interface was not quantified. Output regulation and current ripple requirements of 1 and 20 percent respectively, as well as starting techniques, were derived from the characteristics of the 2 kW system but an open circuit voltage in excess of 175 V was specified. Arcjet integration tests were performed, resulting in successful starts and stable arcjet operation at power levels as low as 240 W with simulated hydrazine propellants.

Hamley, John A.↗
NASA NTRS1996

Highly Efficient Amplifier for Ka-Band Communications

An amplifier developed under a Small Business Innovation Research (SBIR) contract will have applications for both satellite and terrestrial communications. This power amplifier uses an innovative series bias arrangement of active devices to achieve over 40-percent efficiency at Ka-band frequencies with an output power of 0.66 W. The amplifier is fabricated on a 2.0- by 3.8-square millimeter chip through the use of Monolithic Microwave Integrated Circuit (MMIC) technology, and it uses state-of-the-art, Pseudomorphic High-Electron-Mobility Transistor (PHEMT) devices. Although the performance of the MMIC chip depends on these high-performance devices, the real innovations here are a unique series bias scheme, which results in a high-voltage chip supply, and careful design of the on-chip planar output stage combiner. This design concept has ramifications beyond the chip itself because it opens up the possibility of operation directly from a satellite power bus (usually 28 V) without a dc-dc converter. This will dramatically increase the overall system efficiency. Conventional microwave power amplifier designs utilize many devices all connected in parallel from the bias supply. This results in a low-bias voltage, typically 5 V, and a high bias current. With this configuration, substantial I(sup 2) R losses (current squared times resistance) may arise in the system bias-distribution network. By placing the devices in a series bias configuration, the total current is reduced, leading to reduced distribution losses. Careful design of the on-chip planar output stage power combiner is also important in minimizing losses. Using these concepts, a two-stage amplifier was designed for operation at 33 GHz and fabricated in a standard MMIC foundry process with 0.20-m PHEMT devices. Using a 20-V bias supply, the amplifier achieved efficiencies of over 40 percent with an output power of 0.66 W and a 16-dB gain over a 2-GHz bandwidth centered at 33 GHz. With a 28-V bias, a power level of 1.1 W was achieved with a 12-dB gain and a 36-percent efficiency. This represents the best reported combination of power and efficiency at this frequency. In addition to delivering excellent power and gain, this Ka-band MMIC power amplifier has an efficiency that is 10 percent greater than existing designs. The unique design offers an excellent match for spacecraft applications since the amplifier supply voltage is closely matched to the typical value of spacecraft bus voltage. These amplifiers may be used alone in applications of 1 W or less, or several may be combined or used in an array to produce moderate power, Ka-band transmitters with minimal power combining and less thermal stress owing to the combination of excellent efficiency and power output. The higher voltage operation of this design may also save mass and power because the dc-dc power converter is replaced with a simpler voltage regulator.

Source record↗
NASA NTRS2021

Reliability and Safety Assessment of Urban Air Mobility Concept Vehicles

The following work was commissioned by the National Aeronautics and Space Administration (NASA) to guide industry and future regulation related to urban air mobility (UAM). Prior studies compared the relative safety of NASA concept vehicles, Figure ES1, designed for UAM and provided recommendations for industry research, aircraft architectural improvements, and regulatory updates. After the prior study completed, the European Aviation Safety Agency (EASA) released regulatory guidance in the form of a special condition (SC), SC-VTOL-01, for multirotors with distributed propulsion and flight controls (DPFC). The objective of the current work was to develop DPFC architectures that will comply with SC-VTOL-01. Vehicle designs, DPFC architectures, and stability & control (S&C) models were developed to find limitations and trends to guide industry. To guide this task, NASA developed quad, hex, and an octorotor to better define vehicle attributes and trade space. Aircraft for study included electric, hybrid-electric, and turboshaft powerplants and collective and RPM control schemes. Assessments are in terms of the safety level achieved, and/or aircraft component/features needed to meet SC-VTOL-01. The most challenging criteria being the catastrophic failure rate, ≤10-9 catastrophic failures per flight hour, and that no single failures may result in a catastrophic event. A disciplined process was followed, similar to that in Aerospace Recommended Practice (ARP) 4761. A preliminary system safety assessment (PSSA) leveraged prior work as a basis of creating failure rate budgets for system design teams. System designs were updated and iterated upon, working with reliability and safety subject matter experts to develop SC-VTOL-01 compliant designs. Design changes were reflected in updated PSSAs for initial verification of compliance. The DPFC architecture was broken into four system design teams, the (1) flight control system (FCS), (2) drive and power system, (3) thermal management system (TMS), and (4) electrical power and distribution system. The FCS including elements necessary to control the aircraft, drive and power including elements necessary to generate and transmit shaft power, the TMS including elements necessary to maintain temperature limits in all operating environments, and electrical pow-er and distribution including equipment necessary to store and transmit electrical energy. Results found that all aircraft evaluated may have paths to comply with SC-VTOL-01, Figure ES2. However, S&C models showed large power transients that must be addressed and PSSA results show that future work is needed in single load path structures, high voltage power storage and distribution, and in motor/rotor overspeed protection.

Boeing↗
NASA NTRS2015

Hardware in the Loop Testing of an Iodine-Fed Hall Thruster

CUBESATS are relatively new spacecraft platforms that are typically deployed from a launch vehicle as a secondary payload,1 providing low-cost access to space for a wide range of end-users. These satellites are comprised of building blocks having dimensions of 10x10x10 cm cu and a mass of 1.33 kg (a 1-U size). While providing low-cost access to space, a major operational limitation is the lack of a propulsion system that can fit within a CubeSat and is capable of executing high delta v maneuvers. This makes it difficult to use CubeSats on missions requiring certain types of maneuvers (i.e. formation flying, spacecraft rendezvous). Recently, work has been performed investigating the use of iodine as a propellant for Hall-effect thrusters (HETs) 2 that could subsequently be used to provide a high specific impulse path to CubeSat propulsion. Iodine stores as a dense solid at very low pressures, making it acceptable as a propellant on a secondary payload. It has exceptionally high ρIsp (density times specific impulse), making it an enabling technology for small satellite near-term applications and providing the potential for systems-level advantages over mid-term high power electric propulsion options. Iodine flow can also be thermally regulated, subliming at relatively low temperature ( less than100 C) to yield I2 vapor at or below 50 torr. At low power, the measured performance of an iodine-fed HET is very similar to that of a state-of-the-art xenon-fed thruster. Just as importantly, the current-voltage discharge characteristics of low power iodine-fed and xenon-fed thrusters are remarkably similar, potentially reducing development and qualifications costs by making it possible to use an already-qualified xenon-HET PPU in an iodine-fed system. Finally, a cold surface can be installed in a vacuum test chamber on which expended iodine propellant can deposit. In addition, the temperature doesn't have to be extremely cold to maintain a low vapor pressure in the vacuum chamber (it is under 10(exp -6) torr at -75 C), making it possible to 'cryopump' the propellant with lower-cost recirculating refrigerant-based systems as opposed to using liquid nitrogen or low temperature gaseous helium cryopanels. In the present paper, we describe testing performed using an iodine-fed 200 W Hall thruster mounted to a thrust stand and operated in conjunction with MSFCs Small Projects Rapid Integration and Test Environment (SPRITE) Portable Hardware In the Loop (PHIL) hardware. This work is performed in support of the iodine satellite (iSAT) project, which aims to fly a 200-W iodine-fed thruster on a 12-U CubeSat. The SPRITE PHIL hardware allows a given vehicle to do a checkout of its avionics algorithm by allowing it to monitor and feed data to simulated sensors and effectors in a digital environment. These data are then used to determine the attitude of the vehicle and a separate computer is used to interpret the data set and visualize it using a 3D graphical interface. The PHIL hardware allows the testing of the vehicles bus by providing 'real' hardware interfaces (in the case of this test a real RS422 bus) and specific components can be modeled to show their interactions with the avionics algorithm (e.g. a thruster model). For the iSAT project the PHIL is used to visualize the operating cycle of the thruster and the subsequent effect this thrusting has on the attitude of the satellite over a given period of time. The test is controlled using software running on an Andrews Space Cortex 160 flight computer. This computer is the current baseline for a full iSAT mission. While the test could be conducted with a lab computer and software, the team chose to exercise the propulsion system with a representative CubeSat-class computer. For purposes of this test, the "flight" software monitored the propulsion and PPU systems, controlled operation of the thruster, and provided thruster state data to the PHIL simulation. Commands to operate the thruster were initiated from an operator's workstation outside the vacuum chamber and passed through the Cortex 160 to exercise portions of the flight avionics. Two custom-designed pieces of electronics hardware have been designed to operate the propellant feed system. One piece of hardware is an auxiliary board that controls a latch valve, proportional flow control valves (PFCVs) and valve heaters as well as measuring pressures, temperatures and PFCV feedback voltage. An onboard FPGA provides a serial link for issuing commands and manages all lower level input-output functions. The other piece of hardware is a power distribution board, which accepts a standard bus voltage input and converts this voltage into all the different current-voltage types required to operate the auxiliary board. These electronics boards are located in the vacuum chamber near the thruster, exposing this hardware to both the vacuum and plasma environments they would encounter during a mission, with these components communicating to the flight computer through an RS-422 interface. The auxiliary board FPGA provides a 28V MOSFET switch circuit with a 20ms pulse to open or close the iodine propellant feed system latch valve. The FPGA provides a pulse width modulation (PWM) signal to a DC/DC boost converter to produce the 12-120V needed for control of the proportional flow control valve. There are eight MOSFET-switched heating circuits in the system. Heaters are 28V and located in the latch valve, PFCV, propellant tank and propellant feed lines. Both the latch valve and PFCV have thermistors built into them for temperature monitoring. There are also seven resistance temperature device (RTD) circuits on the auxiliary board that can be used to measure the propellant tank and feedline temperatures. The signals are conditioned and sent to an analog to digital converter (ADC), which is directly commanded and controlled by the FPGA.

Polzin, Kurt A.↗